參數(shù)資料
型號: TUA6024
廠商: SIEMENS AG
英文描述: 2 Band TV Tuner Mixer-Oscillator-PLL with balanced IF-Amplifier(2波段TV調諧器(包含混頻器,振蕩器和鎖相環(huán)))
中文描述: 2波段電視調諧器混頻器振蕩器與均衡的中頻放大器(2波段電視調諧器(包含混頻器,振蕩器和鎖相環(huán))鎖相環(huán))
文件頁數(shù): 16/34頁
文件大?。?/td> 631K
代理商: TUA6024
Functional Description
3 - 9
TUA6024
Wireless Components
Specification, December 1999
By means of control bit CP the pump current can be switched between two val-
ues by software. This programmability permits alteration of the control response
of the PLL in the locked-in state. In this way different VCO gains can be com-
pensated, for example.
The software-switched ports PLOW, PMID and PHIGH are general-purpose
open-collector outputs. The test bit T1 = 1, switches the test signals f
ref
(i.e.f
XTAL
/ 64) and f
div
(divided input signal) to PLOW and PMID respectively.
The lock detector resets the lock flag FL if the width of the charge pump current
pulses is wider than the period of the crystal oscillator (i.e. 250 ns). Hence, if FL
= 1, the maximum deviation of the input frequency from the programmed fre-
quency is given by
f =
±
I
P
(K
VCO
/ f
XTAL
) (C1+C2) / (C1C2)
where I
P
is the charge pump current, K
VCO
the VCO gain, f
XTAL
the crystal oscil-
lator frequency and C1, C2 the capacitances in the loop filter (
see Figure 4-1 Evalu-
ation Board on page 2
). As the charge pump pulses at i.e. 62.5 kHz (= f
ref
), it takes a
maximum of 16
μ
s for FL to be reset after the loop has lost lock state.
Once FL has been reset, it is set only if the charge pump pulse width is less than
250 ns for eight consecutive f
ref
periods. Therefore it takes between 128 and
144
μ
s for FL to be set after the loop regains lock.
3.4.3
I
2
C-Bus Interface
Data is exchanged between the processor and the PLL via the I
2
C bus. The
clock is generated by the processor (input SCL), while pin SDA functions as an
input or output depending on the direction of the data (open collector, external
pull-up resistor). Both inputs have hysteresis and a low-pass characteristic,
which enhance the noise immunity of the I
2
C bus.
The data from the processor pass through an I
2
C bus controller. Depending on
their function the data are subsequently stored in registers. If the bus is free,
both lines will be in the marking state (SDA, SCL are HIGH). Each telegram
begins with the start condition and ends with the stop condition. Start condition:
SDA goes LOW, while SCL remains HIGH. Stop condition: SDA goes HIGH
while SCL remains HIGH. All further information transfer takes place during
SCL = LOW, and the data is forwarded to the control logic on the positive clock
edge.
The table
Bit Allocation
(
see Table 5-4 Bit Allocation Read / Write on page 10
) should be
referred to the following description. All telegrams are transmitted byte-by-byte,
followed by a ninth clock pulse, during which the control logic returns the SDA
line to LOW (acknowledge condition). The first byte is comprised of seven
address bits. These are used by the processor to select the PLL from several
peripheral components (chip select). The LSB bit (R/W) determines whether
data are written into (R/W = 0) or read from (R/W = 1) the PLL.
相關PDF資料
PDF描述
TUSB2077 7-PORT HUB FOR THE UNIVERSAL SERIAL BUS WITH OPTIONAL SERIAL EEPROM INTERFACE
TUSB5052B USB to 2-Serial + 1-Parallel Controller With Configurable Optional Hub
TV15C220J SMD Transient Voltage Suppressor
TV30C101J SMD Transient Voltage Suppressor
TV30C580J SMD Transient Voltage Suppressor
相關代理商/技術參數(shù)
參數(shù)描述
TUA6024-2 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:2 Band TV Tuner Mixer-Oscillator-PLL with balanced IF-Amplifier
TUA6030 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3-Band TV Tuner IC
TUA6032 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3-Band TV Tuner IC
TUA6034 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3-Band Digital TV / Set-Top-Box Tuner IC TAIFUN
TUA6034_06 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3-Band Digital TV / Set-Top-Box Tuner IC TAIFUN