- 您現在的位置：買賣IC網 > PDF目錄365988 > TSPC603RMGS8LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC PDF資料下載
參數資料
| 型號： | TSPC603RMGS8LC |
| 英文描述： | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| 中文描述： | 微處理器| 32位|的CMOS | BGA封裝| 255PIN |陶瓷 |
| 文件頁數： | 17/42頁 |
| 文件大?。?/td> | 961K |
| 代理商： | TSPC603RMGS8LC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
17
TSPC603R
2125A–12/01
Dynamic
Characteristics
Clock AC Specifications
Table 10 provides the clock AC timing specifications as defined in Figure 5.
Notes:
1. Rise and fall times for the SYSCLK input are measured from 0.4V to 2.4V.
2. Cycle-to-cycle jitter is guaranteed by design.
3. Timing is guaranteed by design and characterization, and is not tested.
4. PLL relock time is the maximum amount of time required for PLL lock after a stable V
dd
, OV
dd
, AV
dd
and SYSCLK are
reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subse-
quently re-enabled during sleep mode. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after
the PLL relock time (100 μs) during the power-on reset sequence.
5.
Caution
: The SYSCLK frequency and PLL_CFG[0-3] settings must be chosen such that the resulting SYSCLK (bus) fre-
quency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating
frequencies. Refer to the PLL_CFG[0-3] signal description for valid PLL_CFG[0-3] settings.
Figure 5.
SYSCLK Input Timing Diagram
Input AC specifications
Table 10.
Clock AC Timing Specifications
V
dd
= A
V
dd
= 2.5V
±
5%; O
V
dd
= 3.3
±
5%V dc, GND = 0V dc, -55
°
C
≤
T
C
≤
125
°
C
Num
Characteristics
166 MHz
200 MHz
233 MHz
266 MHz
300 MHz
Unit
Note
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Processor Frequency
150
166
150
200
180
233
180
266
180
300
MHz
5
VCO Frequency
300
332
300
400
360
466
360
532
360
600
MHz
5
SYSCLK (bus)
Frequency
25
66.7
33.3
66.7
33.3
75
33.3
75
33.3
75
MHz
5
1
SYSCLK Cycle Time
15
30
13.3
30
13.3
30
13.3
30
13.3
30
ns
2,3
SYSCLK Rise and Fall
Time
-
2.0
-
2.0
-
2.0
-
2.0
-
2.0
ns
1
4
SYSCLK Duty Cycle
(1.4V measured)
40.0
60.0
40.0
60.0
40.0
60.0
40.0
60.0
40.0
60.0
%
3
SYSCLK Jitter
-
±150
-
±150
-
±150
-
±150
-
±150
ps
2
603r Internal PLL
Relock Time
-
100
-
100
-
100
-
100
-
100
μs
3,4
相關PDF資料 |
PDF描述 |
|---|---|
| TSPC603RMGSU10LC | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RMGSU12LC | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RMGSU14LC | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RMGSU6LC | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RMGSU8LC | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSPC603RMGSB/Q10L | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RMGSB/Q10LC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RMGSB/Q12L | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RMGSB/Q12LC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RMGSB/Q14L | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
發(fā)布緊急采購，3分鐘左右您將得到回復。