參數(shù)資料
型號: TSI578-10GCLY
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 1/1頁
文件大?。?/td> 0K
描述: IC SW RAPIDIO 16 1XPORT 675BGA
標準包裝: 40
系列: Tsi578™
類型: 開關
應用: 數(shù)據(jù)傳輸
安裝類型: 表面貼裝
封裝/外殼: 675-BGA,F(xiàn)CBGA
供應商設備封裝: 675-FCBGA(27x27)
包裝: 托盤
產(chǎn)品目錄頁面: 1250 (CN2011-ZH PDF)
其它名稱: 800-1896
TSI578-10GCEY
IDT | THE ANALOG + DIGITAL COMPANY
IDT Serial RapidIO Switch Feature Comparison
Integrated DeviceTechnology
IDT Serial RapidIO Switch Feature ComparisonChart
FEATURES
CPS-1848
CPS-1432
CPS/SPS-1616
CPS-6Q
/10Q
CPS-8
/ 12
/ 16
Tsi572
/ 574
/ 578
Tsi577
Tsi620
Performance and Configurability
Serial RapidIO specifications
2.1
1.3
Aggregate peak throughput (Gbps)
240
160
80
60
100
20
30
40
30
40
80
40
50
Full mesh non-blocking fabric
Asymmetric non-blocking fabric
Maximum of number of x4 ports
12
8
4
6
10
2
3
4
2
4
8
4
3
Maximum of number of x2 ports
18
14
8
Maximum of number of x1 port
18
14
16
8
12
16
8
16
6
Cut-through latency (ns)
100
190
110
Store and forward mode
Configurable by speed
Each Quad
CPS/SPS - Each Lane
Each Quad
Each Lane Pair
Each MAC
Each Quad
Each MAC
SerDes and Power
Power per 10 Gbps link (typical, mW)
<300
<385
CPS/SPS <440
<500
Identical long and short reach power
Per port power down
Programmable transmit drive strength and pre-emphasis
Programmable receive equalization
On-die scope capability
Multicast and Routing
Per port multicast architecture
Parallel multicast engine with QoS support
Per port multicast masks/groups
40
10
8
8- and 16-bit addressing
Programmable watermarks on ingress buffers
RapidIO Standard and Non-Standard Features
Packet/trace/mirror/ filter for debug
Traffic management through user selectable
scheduling algorithms
Receiver controlled flow control
Transmitter controlled flow control
Performance counters/monitors
Dedicated maintenance path for“5th priority”
Error Management features exceeding S-RIO specification
Error log (history) and broad error detection coverage
Link-layer AES-128 encryption
SPS on 4 1x Ports
BOM Reduction and Clocking Options
Clocking options (MHz)
156
156 or 125
No power-up sequence or ramp rate requirements
Run RapidIO at CPRI and OBSAI speeds
Lane swap for board design simplification
Debug packet generator
Debug packet capture
Other Bridging and Unique features
Built-in hardware bridging from RapidIO to PCI
Built-in bridging options to non-SerDes FPGA
Package (mm)
29 X 29
25 x 25
21 X 21
27 X 27
19 X 19
21 X 21
27 X 27
21 X 21
27 X 27
GD_S-RIO Switches_REVB0311
相關PDF資料
PDF描述
IDT89H24NT6AG2ZCHLGI SEMICONDUCTOR OTHER
LFXP3E-4QN208C IC FPGA 3.1KLUTS 208PQFP
LFXP3E-3QN208I IC FPGA 3.1KLUTS 136I/O 208-PQFP
LFXP3C-4QN208C IC FPGA 3.1KLUTS 136I/O 208-PQFP
LFXP3C-3QN208I IC FPGA 3.1KLUTS 136I/O 208-PQFP
相關代理商/技術參數(shù)
參數(shù)描述
TSI578-10GIL 功能描述:IC SW RAPIDIO 16 1XPORT 675BGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:Tsi578™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA(27x27) 包裝:散裝
TSI578-10GILY 功能描述:開關 IC - 各種 RoHS:否 制造商:Fairchild Semiconductor 開啟電阻(最大值): 電源電壓-最大:4.4 V 電源電壓-最小:2.5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:WLCSP-9 封裝:Reel
TSI578A-10GIL 功能描述:開關 IC - 各種 RoHS:否 制造商:Fairchild Semiconductor 開啟電阻(最大值): 電源電壓-最大:4.4 V 電源電壓-最小:2.5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:WLCSP-9 封裝:Reel
TSI578A-10GILY 功能描述:開關 IC - 各種 RoHS:否 制造商:Fairchild Semiconductor 開啟電阻(最大值): 電源電壓-最大:4.4 V 電源電壓-最小:2.5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:WLCSP-9 封裝:Reel
Tsi620-10GCL 制造商:Integrated Device Technology Inc 功能描述:THERML 27X27 - Bulk