- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359758 > TSC251G2DXXX-L16CB IC CYCLONE III FPGA 80K 780FBGA PDF資料下載
參數(shù)資料
| 型號： | TSC251G2DXXX-L16CB |
| 英文描述： | IC CYCLONE III FPGA 80K 780FBGA |
| 中文描述： | 微控制器 |
| 文件頁數(shù)： | 8/63頁 |
| 文件大?。?/td> | 878K |
| 代理商： | TSC251G2DXXX-L16CB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
8
Rev. A - May 7, 1999
TSC80251G2D
Note:
1. The description of A15:8/P2.7:0 and AD7:0/P0.7:0 are for the Non-Page mode chip configuration. If the chip is configured in Page mode
operation, port 0 carries the lower address bits (A7:0) while port 2 carries the upper address bits (A15:8) and the data (D7:0).
VSS
GND
Circuit Ground
Connect this pin to ground.
VSS1
GND
Secondary Ground 1
This ground is provided to reduce ground bounce and improve power supply bypassing.
Connection of this pin to ground is recommended. However, when using the TSC80251G2D
as a pin-for-pin replacement for a 8xC51 product, VSS1 can be unconnected without loss of
compatibility.
Not available on DIP package.
VSS2
GND
Secondary Ground 2
This ground is provided to reduce ground bounce and improve power supply bypassing.
Connection of this pin to ground is recommended. However, when using the TSC80251G2D
as a pin-for-pin replacement for a 8xC51 product, VSS2 can be unconnected without loss of
compatibility.
Not available on DIP package.
WAIT#
I
Real-time Synchronous Wait States Input
The real-time WAIT# input is enabled by setting RTWE bit in WCON (S:A7h). During bus
cycles, the external memory system can signal ‘system ready’ to the microcontroller in real
time by controlling the WAIT# input signal.
P1.6
WCLK
O
Wait Clock Output
The real-time WCLK output is enabled by setting RTWCE bit in WCON (S:A7h). When
enabled, the WCLK output produces a square wave signal with a period of one half the
oscillator frequency.
P1.7
WR#
O
Write
Write signal output to external memory.
P3.6
XTAL1
I
Input to the on-chip inverting oscillator amplifier
To use the internal oscillator, a crystal/resonator circuit is connected to this pin. If an external
oscillator is used, its output is connected to this pin. XTAL1 is the clock source for internal
timing.
XTAL2
O
Output of the on-chip inverting oscillator amplifier
To use the internal oscillator, a crystal/resonator circuit is connected to this pin. If an external
oscillator is used, leave XTAL2 unconnected.
Signal
Name
Type
Description
Alternate
Function
相關PDF資料 |
PDF描述 |
|---|---|
| TSC251G2DXXX-L16CED | IC CYCLONE III FPGA 80K 780FBGA |
| TSC87251G2D-24CED | Process/Temperature Controller; Control Operation:Auto/Manual, Ramp/Soak, Stand By, Valve Positioning; Control Output Relay Rating:264 VAC / 2 A; Control Type:On/Off, PID; Controller Output Type 1:Relay RoHS Compliant: NA |
| T1005 | TELECOMMUNICATIONS PRODUCTS |
| T1005NL | TELECOMMUNICATIONS PRODUCTS |
| T1006 | TELECOMMUNICATIONS PRODUCTS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TSC251G2DXXX-L16CE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8/16-bit Microcontroller with Serial Communication Interfaces |
| TSC251G2DXXX-L16CED | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TSC-25A | 制造商:RIEDON 制造商全稱:Riedon Powertron 功能描述:Tubular Power Wirewound Resistors |
| TSC-25B | 制造商:RIEDON 制造商全稱:Riedon Powertron 功能描述:Tubular Power Wirewound Resistors |
發(fā)布緊急采購，3分鐘左右您將得到回復。