- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98288 > TS4657IQT (STMICROELECTRONICS) 2 CHANNEL, AUDIO AMPLIFIER, QCC20 PDF資料下載
參數(shù)資料
| 型號： | TS4657IQT |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 音頻／視頻放大 |
| 英文描述： | 2 CHANNEL, AUDIO AMPLIFIER, QCC20 |
| 封裝： | 4 X 4 MM, ROHS COMPLIANT, QFN-20 |
| 文件頁數(shù)： | 11/26頁 |
| 文件大?。?/td> | 1412K |
| 代理商： | TS4657IQT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
TS4657
Application information
19/26
4
Application information
4.1
Serial audio interface
4.1.1
Master clock and data clocks
Three external clock signals are applied to the TS4657. The MCLK is the external master
clock applied by the audio data processor. The LRCLK is the channel frequency, also called
LEFT/RIGHT clock, at which the digital words for each channel are input to the device. The
LRCLK clock is the sample rate of the audio data. The ratio MCLK/LRCLK must be an
integer as shown in Table 9.
The BCLK is the bit clock and represents the clock at which the audio data is serially shifted
into the audio port. BCLK is linked to LRCLK. The minimum required BCLK frequency is
twice the audio sample rate times the number of bits in each audio word. Refer to Table 10
for the BCLK/LRCLK ratio.
MCLK, LRCLK and BCLK must be synchronous clock signals.
4.1.2
Digital audio input format
The TS4657 receives serial digital audio data through a 3-wire interface. SDAT is the serial
audio data input. The data is entered MSB first and is a two’s complement. The data can be
I2S, right or left justified. The data format is chosen with the control pins FORMAT1 and
FORMAT2 as detailed in Table 10.
Figure 50 on page 20 summarizes the implementation of the audio data format.
Table 9.
Audio data sampling rates
LRCLK (kHz)
MCLK (MHz)
256x
32
8.192
44.1
11.2896
48
12.288
Table 10.
Digital audio data formats supported by the TS4657
FORMAT2
FORMAT1
Data Format
BCLK/LRCLK ratio
Min
Max
00
Right-justified, 16-bit data
Data valid on rising edge of BCLK
32
256
01
Right-justified, 24-bit data
Data valid on rising edge of BCLK
48
256
10
Left-Justified, 16-bit up to 24-bit data
Data valid on rising edge of BCLK
2 x number of bits of data
256
11
IS, 16-bit up to 24-bit data
Data valid on rising edge of BCLK
2 x number of bits of data
256
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS472IQT | 1 CHANNEL, AUDIO PREAMPLIFIER, QCC24 |
| TS482IDT | 0.107 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO8 |
| TS482ID | 0.107 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO8 |
| TS482IST | 0.107 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO8 |
| TS482IQT | 0.107 W, 2 CHANNEL, AUDIO AMPLIFIER, DSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS46D/1000/F/A/B/FS/EE/4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SENSORKANTEN SYSTEM 1M |
| TS46D/1500/F/A/B/FS/EE/4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SENSORKANTEN SYSTEM 1.5 |
| TS46D/2000/F/A/B/FS/EE/4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SENSORKANTEN SYSTEM 2M |
| TS46D/2500/F/A/B/FS/EE/4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SENSORKANTEN SYSTEM 2.5 |
| TS471CD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。