- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄103067 > TRU050-TALFA12.288-6.144 (VECTRON INTERNATIONAL) PHASE LOCKED LOOP, CDIP16 PDF資料下載
參數(shù)資料
| 型號： | TRU050-TALFA12.288-6.144 |
| 廠商： | VECTRON INTERNATIONAL |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PHASE LOCKED LOOP, CDIP16 |
| 封裝： | HERMETIC SEALED, CERAMIC, DIP-16 |
| 文件頁數(shù)： | 5/17頁 |
| 文件大小： | 627K |
| 代理商： | TRU050-TALFA12.288-6.144 |
Applications
The three key applications for the TRU-050 are clock recovery of digital data, frequency translation and clock
smoothing. These timing needs are required by a wide variety of markets such as telecommunications,
datacommunications, digital video and audio, telemetry, test equipment and sensing.
Clock Recovery and Data Retiming
The TRU-050 was designed to recover a clock imbedded in an NRZ data signal, and retime it with a data pattern. In
this application, the VCXO frequency is exactly the same as the NRZ data rate and the outputs are taken off Pin 11
(Recovered Clock) and Pin 12 (Recovered Data). The diagram below shows a typical circuit.
Figure 17 shows the relationship between DATAIN (Pin 7) and CLKIN (Pin 9) under locked conditions. The rising edge
of the CLKIN is centered to the DATAIN pulse.
Vectron International 166 Glover Avenue, Norwalk, CT 06856-5160 Tel: 1-88-VECTRON-1 e-mail: vectron@vectron.com
Figure 16.
Figure 17.
13 of 17
Is Vectron ISO
registered?
Yes! Vectron’s
quality system was
registered to ISO
9001 in October 1996.
How Is It Used?
Relationship of RCLK (Pin 11) and RDATA (Pin 12). The falling edge of the Recovered Clock is in the middle of the
data pattern and should be used to clock the data into the next part of the circuit. There is a one and a half cycle
delay (frequency of Pin 9) between DATAIN and RDATA. Therefore a 10 MHz signal would have a 150 nS delay
between DATAIN and RDATA plus additional circuit delays, which are typically 9 nS.
相關PDF資料 |
PDF描述 |
|---|---|
| TRU050-TBLCA32.000-8.000 | PHASE LOCKED LOOP, CDIP16 |
| TRU050-TDLHA49.408-3.088 | PHASE LOCKED LOOP, CDIP16 |
| TRU050-TELHA32.000-1.000 | PHASE LOCKED LOOP, CDIP16 |
| TRU050-TFCGA65.536-1.024 | PHASE LOCKED LOOP, CDIP16 |
| TLVH431AIDBVRG4 | 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 1.24 V, PDSO5 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TRU050-TALGA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE DROP IN QUARTZ STABILIZED PLL SOLUTUION |
| TRU050-TALGA-1M0000000 | 制造商:VECTRON 制造商全稱:Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
| TRU050-TALGA-65M0000000 | 制造商:VECTRON 制造商全稱:Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
| TRU050-TALGB-1M0000000 | 制造商:VECTRON 制造商全稱:Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
| TRU050-TALGB-65M0000000 | 制造商:VECTRON 制造商全稱:Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
發(fā)布緊急采購，3分鐘左右您將得到回復。