- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄103067 > TRU050-TACGA47.457-23.7285 (VECTRON INTERNATIONAL) PHASE LOCKED LOOP, CDIP16 PDF資料下載
參數(shù)資料
| 型號： | TRU050-TACGA47.457-23.7285 |
| 廠商： | VECTRON INTERNATIONAL |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PHASE LOCKED LOOP, CDIP16 |
| 封裝： | HERMETIC SEALED, CERAMIC, DIP-16 |
| 文件頁數(shù)： | 11/17頁 |
| 文件大?。?/td> | 627K |
| 代理商： | TRU050-TACGA47.457-23.7285 |
Vectron International 166 Glover Avenue, Norwalk, CT 06856-5160 Tel: 1-88-VECTRON-1 e-mail: vectron@vectron.com
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Symbol
VC
OPN
OPOUT
OPP
LOSIN
PHO
DATAIN
GND
CLKIN
LOS
RCLK
RDATA
OUT2
HIZ
OUT1
VCC
Function
Control voltage input to internal voltage controlled crystal oscillator (VCXO).
Negative input terminal to internal operational amplifier.
Output terminal of internal operational amplifier.
Positive input terminal to internal operational amplifier.
With LOSIN set to a logic high, the external input to the VCXO (VC) is
disabled and the VCXO returns to it’s nominal center frequency. With
LOSIN set to logic low, the external input to the VCXO is enabled. The
LOSIN input has an internal pull-down resistor.
Output signal produced by phase detector.
Input data stream to phase detector (TLL switching thresholds).
Circuit and cover ground.
Input clock signal to phase detector (TTL switching thresholds).
Loss of signal indicator is set to a logic high if no transitions are
detected at DATAIN after 256 clock cycles. As soon as a transition
occurs at DATAIN, LOS is set to a logic low.
TTL compatible recovered clock.
TTL compatible recovered data stream.
Divided version of internal VCXO output clock (TTL).
When set to a logic low, output pins OUT1, OUT2, RCLK, and RDATA
buffers are set to high-impedance state. When set to a logic high or
no connect, the device functions and output pins OUT1, OUT2, RCLK,
and RDATA are active. This input has an internal pull-up resistor.
Output clock of internal VCXO (TTL).
+5.0 V ±10% supply voltage (+3.3 V option available).
Table 2.
Figure 3.
Top View
3 of 17
Why would
someone buy
a TRU-050?
To save design time,
reduce component
count, conserve
board space,
and optimize
manufacturing
efficiency.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TRU050-TALFA12.288-6.144 | PHASE LOCKED LOOP, CDIP16 |
| TRU050-TBLCA32.000-8.000 | PHASE LOCKED LOOP, CDIP16 |
| TRU050-TDLHA49.408-3.088 | PHASE LOCKED LOOP, CDIP16 |
| TRU050-TELHA32.000-1.000 | PHASE LOCKED LOOP, CDIP16 |
| TRU050-TFCGA65.536-1.024 | PHASE LOCKED LOOP, CDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TRU050-TACGA-65M0000000 | 制造商:VECTRON 制造商全稱:Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
| TRU050-TACGB-1M0000000 | 制造商:VECTRON 制造商全稱:Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
| TRU050-TACGB-65M0000000 | 制造商:VECTRON 制造商全稱:Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
| TRU050-TACHA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE DROP IN QUARTZ STABILIZED PLL SOLUTUION |
| TRU050-TACHA-1M0000000 | 制造商:VECTRON 制造商全稱:Vectron International, Inc 功能描述:Complete VCXO based Phase-Locked Loop |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。