- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16843 > TPA2016D2EVM (Texas Instruments)EVAL MODULE FOR TPA2016D2 PDF資料下載
參數(shù)資料
| 型號： | TPA2016D2EVM |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 11/39頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL MODULE FOR TPA2016D2 |
| 標準包裝： | 1 |
| 放大器類型： | D 類 |
| 輸出類型： | 2 通道（立體聲） |
| 在某負載時最大輸出功率 x 通道數(shù)量： | 1.72W x 2 @ 8 歐姆 |
| 電源電壓： | 2.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 板類型： | 完全填充 |
| 已用 IC / 零件： | TPA2016D2 |
| 已供物品： | 板，CD |
| 相關(guān)產(chǎn)品： | 296-23677-6-ND - IC AMP AUDIO PWR 2.8W D 16DSBGA 296-23677-1-ND - IC AMP AUDIO PWR 2.8W D 16DSBGA 296-23616-6-ND - IC AMP AUDIO PWR 2.8W D 16DSBGA 296-23616-1-ND - IC AMP AUDIO PWR 2.8W D 16DSBGA 296-23616-2-ND - IC AMP AUDIO PWR 2.8W D 16DSBGA 296-23677-2-ND - IC AMP AUDIO PWR 2.8W D 16DSBGA |
| 其它名稱： | 296-31088 TPA2016D2EVM-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
TPA2016D2 AGC OPERATION
TPA2016D2 AGC RECOMMENDED SETTINGS
GENERAL I
2C OPERATION
www.ti.com........................................................................................................................................................ SLOS524D – JUNE 2008 – REVISED AUGUST 2009
The TPA2016D2 is controlled by the I2C interface. The correct start-up sequence is:
1. Apply the supply voltage to the AVDD and PVDD (L, R)pins.
2. Apply a voltage above VIH to the SDZ pin. The TPA2016D2 powers up the I
2C interface and the control logic.
By default, the device is in active mode (SWS = 0). After a few milliseconds the amplifier will enable the
class-D output stage and become fully operational.
3. The amplifier starts at a gain of 0 dB and the AGC starts ramping the gain after the input signal exceeds the
noise gate threshold.
CAUTION:
Do not interrupt the start-up sequence after changing SDZ from VIL to VIH.
Do not interrupt the start-up sequence after changing SWS from 1 to 0.
The default conditions of TPA2016D2 allows audio playback without I2C control. Refer to Table 4 for entire
default conditions.
There are several options to disable the amplifier:
Write SPK_EN_R = 0 and SPK_EN_L = 0 to the register (0x01, 6 and 0x01, 7). This write disables each
speaker amplifier, but leaves all other circuits operating.
Write SWS = 1 to the register (0x01, 5). This action disables most of the amplifier functions.
Apply V
IL to SDZ. This action shuts down all the circuits and has very low quiescent current consumption.
This action resets the registers to its default values.
CAUTION:
Do not interrupt the shutdown sequence after changing SDZ from VIH to VIL.
Do not interrupt the shutdown sequence after changing SWS from 0 to 1.
Table 2. Recommended AGC Settings for Different Types of Audio Source (VDD = 3.6V)
AUDIO
COMPRESSION
ATTACK TIME
RELEASE TIME
HOLD TIME
FIXED GAIN
LIMITER LEVEL
SOURCE
RATIO
(ms/6 dB)
(ms)
(dB)
(dBV)
Pop Music
4:1
1.28 to 3.84
986 to 1640
137
6
7.5
Classical
2:1
2.56
1150
137
6
8
Jazz
2:1
5.12 to 10.2
3288
—
6
8
Rap/ Hip Hop
4:1
1.28 to 3.84
1640
—
6
7.5
Rock
2:1
3.84
4110
—
6
8
Voice/ News
4:1
2.56
1640
—
6
8.5
The I2C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a
system. The bus transfers data serially one bit at a time. The address and data 8-bit bytes are transferred most
significant bit (MSB) first. In addition, each byte transferred on the bus is acknowledged by the receiving device
with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the
bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data
terminal (SDA) while the clock is at logic high to indicate start and stop conditions. A high-to-low transition on
SDA indicates a start and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within
the low time of the clock period. Figure 36 shows a typical sequence. The master generates the 7-bit slave
Copyright 2008–2009, Texas Instruments Incorporated
19
Product Folder Link(s): TPA2016D2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX6194AESA+ | IC VREF SERIES PREC 4.5V 8-SOIC |
| A3CCB-1006M | IDC CABLE- AKC10B/AE10M/AKC10B |
| MAX6133BASA50+ | IC VREF SERIES PREC 5V 8-SOIC |
| A3AAB-1006M | IDC CABLE- ASC10B/AE10M/ASC10B |
| SRR5018-3R9Y | INDUCTOR POWER 3.9UH 2A SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TPA2016D2RGPR | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1.7-W/Ch Stereo Class-D Audio Amplifier with Dynamic Range Compression and AGC |
| TPA2016D2RGPT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1.7-W/Ch Stereo Class-D Audio Amplifier with Dynamic Range Compression and AGC |
| TPA2016D2RTJR | 功能描述:音頻放大器 1.7-W/Ch St Class-D Audio Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TPA2016D2RTJT | 功能描述:音頻放大器 1.7-W/Ch St Class-D Audio Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TPA2016D2V1YZHR | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。