參數(shù)資料
型號(hào)： TP3420AJ
廠商： NATIONAL SEMICONDUCTOR CORP
元件分類： 數(shù)字傳輸電路
英文描述： ISDN S/T Interface Device
中文描述： DATACOM, DIGITAL SLIC, CDIP20
封裝： CERAMIC, DIP-20
文件頁(yè)數(shù)： 4/32頁(yè)
文件大?。?/td> 524K
代理商： TP3420AJ
Pin Descriptions
(Continued)
TABLE 1. Alternate Pin Function Assignment
Device
Mode
P2 - Pin 8
Function
DENx
(Note 3)
SCLK
P1 - Pin 18
Function
LSD
x
2
0
x
1
, x
0
00
(Note 3)
01
10
11
00
(Note 3)
01
TEM
(Note 3)
1
DENr
SCLK
DENx
LSD
TES
DENx
0
SCLK
(Note 3)
1
(Note 3)
DENr
SCLK
DENx
LSD
10
11
00
NTA
DENx
(Note 3)
SCLK
0
(Note 3)
1
(Note 3)
01
10
11
00
(Note 3)
01
10
11
NTF
DENr
SCLK
DENx
LSD
MMA
DENx
(Note 3)
SCLK
0
(Note 3)
1
DENr
SCLK
DENx
PINDEF command is coded as X’EX (i.e. 11100x
2
x
1
x
0
).
Note 3:
Default pin function after device mode selection.
SIGNAL DESCRIPTION
SCLK is an output synchronized clock at the frequency se-
lected by the Digital Interface Format. This clock is
phase-locked to the received line signal, and is intended to
be used as the BCLK source.
LSD is the Line Signal Output, an n-channel open-drain out-
put that is normally high-impedance, but pulls low when the
device is powered down and a received line signal is de-
tected. It is intended to be used to “wake-up” a microproces-
sor from a low-power idle mode. This output is a high imped-
ance when the device is powered up.
DENr is a CMOS output that is normally low and pulses high
to indicate the active bit times for “D” channel Receive data
at the B
output pin. It is intended to be gated with BCLK to
control the shifting of data from the TP3420A receive buffer
to a layer 2 device.
DENx is a CMOS output that is normally low and pulses high
to indicate the active bit times for D channel Transmit data at
the B
input. It is intended to be gated with BCLK to control
the shifting of data from a layer 2 device to the TP3420A’s
transmit buffer. In NT mode, this pulse occurs every 8 kHz
frame and indicates the location of D channel data input on
the B
x
pin.
ADDITIONAL PIN CONFIGURATION
The TP3420A in TEM mode can be configured to interface
with the Motorola layer-2 devices such as the MC68302 and
the MC145488. A PINDEF (X’E1) command followed by a
DCKE (X’F1) command will alter the TP3420A pin functions
as shown in Table 2 Other configurations of PINDEF are not
supported.
TABLE 2.
Pin Number
8
11
18
Pin Function
DTCK
TxD
DRCK
Where:
DCLK is a burst clock output intended to be used as a
clock source for the transmitter of an HDLC device.
TxD is an input being sampled on the rising edge of
DCLK during the active D-channel timeslot.
DRCK is a burst clock output which pulses 2 BCLK peri-
ods every 8 kHz frame. This output is intended to be used
as a clock source for the receiver of an HDLC device. The
D-channel data at B
r
is transmitted on the falling edge of
the DRCK.
Functional Description
DEVICE MODES
The TP3420A can be programmed into one of four possible
modes. For NT applications select NT Adaptive timing (NTA)
for all wiring configurations except a Short Passive Bus, for
which NT Fixed Timing (NTF) should be selected. In TE ap-
plications, select TE Master mode (TEM) for the device to be
the master (source) of clocks at the digital interface, or select
TE Slave mode (TES) for the digital interface to accept
clocks from the system.
Selection of these modes is described in the section on Con-
trol Register instructions.
POWER-ON DEVICE CONDITIONS
Following the initial application of power, the TP3420A SID
enters the power-down (de-activated) state, in which all the
internal circuits including the Master oscillator are inactive
and in a low power state except for the Line-Signal Detect
circuit; the line outputs L
+/L
are in a high impedance
state and the Digital System Interface is inactive. All bits in
the Control Register power-up as indicated in Table 1 In
both NT and TE modes, a Line-Signal Detect circuit monitors
the line while the device is powered-down, to enable loop
transmission to be initiated from either end.
POWER-OFF DEVICE CONDITION
When power to the TP3420A is turned off, the Line outputs
L
+/L
go into high impedance state, hence if a TE on a
passive bus lost power its transmit impedance still meets the
specification without any external relay (seeAN665 for exter-
nal protection components). The receiver impedance also
remains in specification.
LINE CODING AND FRAME FORMAT
For both directions of transmission, Alternate-Mark Inversion
(AMI) coding with inverted binary is used, as illustrated in
Figure 1 This coding rule requires that a binary ONE is rep-
resented by 0V high impedance output, whereas a binary
ZERO is represented by a positive or negative-going 100%
duty-cycle pulse. Normally, binary ZEROs alternate in polar-
ity to maintain a d.c.-balanced line signal.
The frame format used in the TP3420A SID follows the
CCITT recommendation specified in I.430 and illustrated in
Figure 2 Each complete frame consists of 48 bits, with a line
bit rate of 192 kb/s, giving a frame repetition rate of 4 kHz. A
violation of the AMI coding rule is used to indicate a frame
www.national.com
4
相關(guān)PDF資料
PDF描述
TP3420A ISDN S/T Interface Device
TP3420AN ISDN S/T Interface Device
TP3420AV ISDN S/T Interface Device
TP3464 MICROWIRE⑩ Interface Device (MID)
TP3464N MICROWIRE⑩ Interface Device (MID)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TP3420AN 制造商:NSC 制造商全稱:National Semiconductor 功能描述:ISDN S/T Interface Device
TP3420AN308 功能描述:IC INTERFACE DEVICE ISDN 20-DIP RoHS:否 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
TP3420AV 制造商:NSC 制造商全稱:National Semiconductor 功能描述:ISDN S/T Interface Device
TP3420AV308 功能描述:射頻收發(fā)器 RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
TP3420AV308/63 功能描述:射頻收發(fā)器 RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*