- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385009 > TP3094 (National Semiconductor Corporation) Quad PCM Codec/Filter PDF資料下載
參數(shù)資料
| 型號(hào)： | TP3094 |
| 廠商： | National Semiconductor Corporation |
| 元件分類： | Codec |
| 英文描述： | Quad PCM Codec/Filter |
| 中文描述： | 四PCM編解碼器/濾波器 |
| 文件頁(yè)數(shù)： | 3/19頁(yè) |
| 文件大小： | 186K |
| 代理商： | TP3094 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
3
www.national.com
Pin Descriptions
MCLK
(input)
Master and PCM bit clock input. Must be either
1.536MHz/1.544MHz, 2.048MHz, 4.096MHz or
8.192MHz. Its value is automatically detected in-
ternally on power up with the valid frame sync in-
put.
AVCC0, AVCC1
Positive supply pins for the analog circuitry.
AVCC0 is for channel 0 and channel 1. AVCC1
is for channel 2 and channel 3.
AVCC0=AVCC1=+5V ±5%. These two pins
should be connected together outside the device.
AGND0, AGND1
Analog ground. All analog signals are referenced
to AGND0 and AGND1. AGND0 is the analog
ground for channel 0 and channel 1. AGND1 is
the analog ground for channel 2 and channel 3.
These two pins should be connected together
outside the device.
DVCC
Positive supply for the digital circuitry.
DVCC=+5V ±5%.
DGND
Digital ground. All logic signals are referenced to
DGND. This ground has to be connected to the
ground of other digital devices at board level.
Analog ports
VXI0-, VXI1-, VXI2-, VXI3-
(inputs)
Inverting analog inputs of the transmit input am-
plifiers of channels 0-3. They are referenced to an
internal reference voltage of about 2.4V.
GXO0, GXO1, GXO2, GXO3
(outputs)
Outputs of the transmit input amplifiers of chan-
nels 0-3. They are referenced to an internal refer-
ence voltage of about 2.4V
VRO0, VRO1, VRO2, VRO3
(ouputs)
Analog outputs of the receive amplifiers for chan-
nels 0-3. They are referenced to an internal refer-
ence voltage of about 2.4V
PCM Port
DX
(ouput)
Transmit PCM data output. Serial PCM data is
shifted out on the rising edge of MCLK during the
assigned transmit time-slot. Tristated when the
assigned transmit time-slot is not active.
TSx
(ouput)
Open drain output that pulses low during the as-
signed transmit time-slots (for all four channels).
DR
(input)
Receive PCM data input. Serial PCM data is
shifted into the device on the falling edge of
MCLK during the assigned receive time-slot.
FSX0, FSR0
(inputs)
Transmit and Receive Frame synchronization in-
puts for channel 0. They identify the beginning of
a new frame in the transmit and receive direction.
They are 8 KHz logic signals, and must be syn-
chronous to MCLK. Short Frame Sync and Long
Frame Sync are both supported.
In 32-bit mode these signals constitute the 8kHz
reference for all channels. Only Short Frame
Sync is supported in 32-bit mode.
FSX1, FSR1
(inputs/outputs)
Transmit and Receive Frame synchronization in-
puts for channel 1.
In 32-bit mode these pins become outputs and
generate a frame sync signal with the last bit of
the 32-bit stream, in order to allow to cascade an-
other TP3094 in 32-bit mode. FSX1 is the Trans-
mit Frame output and FSR1 is the Receive Frame
output.
FSX2,FSX3, FSR2,FSR3
(inputs)
Transmit and Receive Frame synchronization in-
puts for channel 2 and 3. These pins are recom-
mended to be connected to analog ground when
in 32-bit mode.
A/u LAW select
(input)
A/u law select. Through this pin either A-law
(+5V) or u-law (0V) is selected.
PDN0-3
(input)
Power Down control signals. Each channel has a
dedicated Power Down input. When active high,
these pins set the low power mode, shutting down
most of the circuitry dedicated to it and reducing
the power consumption. The relative analog out-
puts VROi and GXOi, and the digital output DX
are put in high impedance.
TST
(input)
Test Modes Enable. When active (HIGH), togeth-
er with the PDNi pins selects one of the available
test modes (see the text for a full description of
these modes).
PCMMode
(input)
PCM Mode selection. When this signal is LOW
(0V), the 8 bit mode is selected and each channel
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TP3094V | Quad PCM Codec/Filter |
| TP3155V | TP3155 Time Slot Assignment Circuit |
| TP3155N | TP3155 Time Slot Assignment Circuit |
| TP3155 | TP3155 Time Slot Assignment Circuit |
| TP3210 | SUBSCRIBER LINE INTERFACE MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TP3094V | 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TP3094V/NOPB | 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TP3098 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | NPN | 200MA I(C) | RFMOD |
| TP-30B | 功能描述:TEMPERATURE PROBE - DMM'S RoHS:否 類別:測(cè)試設(shè)備 >> 配件 系列:TP 標(biāo)準(zhǔn)包裝:1 系列:Anaheim Scientific 類型:專用 附件類型:三腳架 適用于相關(guān)產(chǎn)品:儀表 技術(shù)規(guī)格:- 配用:BK725-ND - DATALOG HUMID/TEMP METER W/DL INBK720-ND - HUMIDITY/TEMP METER W/DUAL INPUT 其它名稱:BKTRISND |
| TP30D | 制造商:Bogen Communications 功能描述:RECEIVER/TUNER, AM/FM, Leaded Process Compatible:No, Peak Reflow Compatible (260 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。