- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385008 > TP3069V (NATIONAL SEMICONDUCTOR CORP) ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO PDF資料下載
參數(shù)資料
| 型號： | TP3069V |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 編解碼器 |
| 英文描述： | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| 中文描述： | A-LAW, PCM CODEC, PQCC20 |
| 封裝： | PLASTIC, CC-20 |
| 文件頁數(shù)： | 7/18頁 |
| 文件大?。?/td> | 275K |
| 代理商： | TP3069V |
Timing Specifications
Unless otherwise noted, limits printed in
BOLD
characters are guaranteed for V
CC
e a
5.0V
g
5%, V
BB
e b
5.0V
g
5%, T
A
e
0
§
C to 70
§
C by correlation with 100% electrical testing at T
A
e
25
§
C. All other limits are assured by correlation with other
production tests and/or product design and characterization. All signals are referenced to GNDA. Typicals specified at V
CC
e
a
5.0V, V
BB
e b
5.0V, T
A
e
25
§
C. All timing parameters are measured at V
OH
e
2.0V and V
OL
e
0.7V.
See Definitions and Timing Conventions section for test methods information.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
1/t
PM
Frequency of Master Clock
1.536
1.544
2.048
MHz
MHz
MHz
MCLK
X
and MCLK
R
t
RM
Rise Time of Master Clock
MCLK
X
and MCLK
R
50
ns
t
FM
Fall Time of Master Clock
MCLK
X
and MCLK
R
50
ns
t
PB
Period of Bit Clock
485
488
15725
ns
t
RB
Rise Time of Bit Clock
BCLK
X
and BCLK
R
50
ns
t
FB
Fall Time of Bit Clock
BCLK
X
and BCLK
R
50
ns
t
WMH
Width of Master Clock High
MCLK
X
and MCLK
R
160
ns
t
WML
Width of Master Clock Low
MCLK
X
and MCLK
R
160
ns
t
SBFM
Set-Up Time from BCLK
X
High
to MCLK
X
Falling Edge
First Bit Clock after the Leading
Edge of FS
X
100
ns
t
WBH
Width of Bit Clock High
160
ns
t
WBL
Width of Bit Clock Low
160
ns
t
HBFL
Holding Time from Bit Clock
Low to Frame Sync
Long Frame Only
0
ns
t
HBFS
Holding Time from Bit Clock
High to Frame Sync
Short Frame Only
0
ns
t
SFB
Set-Up Time for Frame Sync
to Bit Clock Low
Long Frame Only
80
ns
t
DBD
Delay Time from BCLK
X
High
to Data Valid
Load
e
150 pF plus 2 LSTTL Loads
0
180
ns
t
DBTS
Delay Time to TS
X
Low
Load
e
150 pF plus 2 LSTTL Loads
140
ns
t
DZC
Delay Time from BCLK
X
Low to
Data Output Disabled
50
165
ns
t
DZF
Delay Time to Valid Data from
FS
X
or BCLK
X
, Whichever
Comes Later
C
L
e
0 pF to 150 pF
20
165
ns
t
SDB
Set-Up Time from D
R
Valid to
BCLK
R/X
Low
50
ns
t
HBD
Hold Time from BCLK
R/X
Low to
D
R
Invalid
50
ns
t
SF
Set-Up Time from FS
X/R
to
BCLK
X/R
Low
Short Frame Sync Pulse (1 Bit Clock
Period Long)
50
ns
t
HF
Hold Time from BCLK
X/R
Low
to FS
X/R
Low
Short Frame Sync Pulse (1 Bit Clock
Period Long)
100
ns
t
HBFI
Hold Time from 3rd Period of
Bit Clock Low to Frame Sync
(FS
X
or FS
R
)
Long Frame Sync Pulse (from 3 to 8 Bit
Clock Periods Long)
100
ns
t
WFL
Minimum Width of the Frame
Sync Pulse (Low Level)
64k Bit/s Operating Mode
160
ns
t
SFFM
Set-Up Time from FS
X
High
to MCLK
X
Falling Edge
Long Frame Only
100
ns
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TP3069WM | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| TP3070-X | |
| TP3070 | COMBO II Programmable PCM CODEC/Filter(COMBO II可編程PCM信號編解碼器/濾波器) |
| TP3071AN | COMBO II Programmable PCM CODEC/Filter |
| TP3071J | COMBO II Programmable PCM CODEC/Filter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TP3069WM | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| TP3069WMX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:A-Law CODEC |
| TP-306A-CF-H1141-L1000 | 制造商:TURCK Inc 功能描述:TP-306A-CF-H1141-L1000 |
| TP307 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| TP3070 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:COMBO II Programmable PCM CODEC/Filter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。