參數(shù)資料
型號(hào)： TP11368V
廠商： NATIONAL SEMICONDUCTOR CORP
元件分類(lèi)： 編解碼器
英文描述： Octal Adaptive Differential PCM Processor
中文描述： A/MU-LAW, ADPCM CODEC, PQCC28
封裝： PLASTIC, LCC-28
文件頁(yè)數(shù)： 4/18頁(yè)
文件大小： 555K
代理商： TP11368V
Functional Description
(Continued)
The TP11368 is capable of processing 16 independent chan-
nels (half duplex) or 8 full-duplex PCM channels within 125
μs (8 kHz).
The logic state of TRB at the falling edge of CE determines
which input register is active during that CE period and which
output register will be active in the following third CE period.
The input data is processed (PCM data encoded or ADPCM
data decoded) during the second cycle and shifted out in the
third cycle of CE while CE is high.
SERIAL I/O
Input data is transferred into the TP11368 on the falling edge
of the clock signal, while output data is transmitted on the ris-
ing edge of the clock signal. PCM data is transferred syn-
chronously using PSCK, while ADPCM data is transferred
synchronously using ASCK. The clock signals ASCK and
PSCK should be high while CE changes. All serial data is
transferred with MSB first. Figure 2 and Figure 3 show the
serial input and output structures, respectively.
PCM Serial Input Register
The serial PCM data to be encoded is shifted into the 8-bit
PCM input register with the falling edges of PSCK while CE
and TRB are high. The falling edge of CE latches the state of
the input register and transfers the last 8 bits data prior to the
CE transition to the core for processing. The 8-bit PCM input
register is cleared asynchronously with RSTB going low.
ADPCM Serial Input Register
The ADPCM serial input register is a 5-bit shift register to
store the 5-bit data in the 40 kbpsADPCM mode. Serial input
data is latched in with the falling edges of ASCK while CE is
high and TRB is low. A minimum number of five low going
ASCK pulses must be available within the CE pulse when
operating in the 40 kbps mode. For the 32, 24 and 16 kbps
modes, a minimum of four low going ASCK pulses must be
available while CE is high. The falling edge of CE latches the
last 5 bits data in the 40 kbps mode or the last 4 bits data in
the 32, 24, and 16 kbps modes prior to the CE transistion.
See Table 3 for the position of the ADPCM data in the 5-bit
input register when 5ASCK low going pulses occur while CE
is high and TRB is low. Note that bit 1 in Table 3 is the LSB.
ADPCM Output Register
The internal encoded parallel ADPCM data is loaded into the
5-bit ADPCM output register with the falling edge of CE sig-
nal. The first MSB data is shifted out after the rising edge of
CE, subsequent ADPCM serial data is shifted out with the
rising edge of ASCK. Table 4 shows the transfer order of the
ADPCM output data. If more than 4 ASCK clocks are avail-
able while CE is high in the 32, 24, and 16 kbps modes, the
ADPCM output data will recirculate starting with the MSB. In
the case of the 40 kbps mode, theADPCM output pattern will
recirculate, starting with the MSB, with the fifth rising edge of
ASCK while CE is high.
PCM Output Register
The decoded 8-bit parallel PCM data is loaded into an 8-bit
parallel-to-serial output shift register with the falling edge of
CE. The MSB data is shifted out with the leading edge of CE,
and subsequent data are shifted out with the rising edges of
PSCK while CE is high. The 8-bit PCM data at the RSO out-
put will recirculate with the MSB first after the seventh rising
edge of PSCK while CE is high.
Figure 4shows the full duplex timing diagram for the 40 kbps
mode. For the 32, 24 and 16 kbps modes only fourASCK low
pulses are needed while CE is high (see Figure 5).
TRB is alternate high and low in the full duplex mode at each
falling edge of CE for a transmit (encoder) operation followed
DS012902-4
FIGURE 2. Serial Input Structure
www.national.com
4
相關(guān)PDF資料
PDF描述
TP1251 ILLUMINATED PUSHBUTTON SWITCHES
TP1251G ILLUMINATED PUSHBUTTON SWITCHES
TP1251R ILLUMINATED PUSHBUTTON SWITCHES
TP1251Y ILLUMINATED PUSHBUTTON SWITCHES
TP2325 The RF Line VHF Power Transistor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TP11368V/NOPB 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線(xiàn)路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
TP11368VNOPB 制造商:National Semiconductor 功能描述:Octal Adaptive Differential PCM Processor 28-Pin PLCC Tube
TP1138JB/TR 制造商:Alpha 3 Manufacturing 功能描述:
TP1143 制造商:2B 功能描述:
TP1144 制造商:2B 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*