- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383960 > TMX32C6411AZLZ (Texas Instruments, Inc.) ER 5C 2#6 3#4 SKT PLUG PDF資料下載
參數(shù)資料
| 型號(hào)： | TMX32C6411AZLZ |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | ER 5C 2#6 3#4 SKT PLUG |
| 中文描述： | 定點(diǎn)數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 39/119頁(yè) |
| 文件大?。?/td> | 1742K |
| 代理商： | TMX32C6411AZLZ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)
SPRS196H MARCH 2002 REVISED JULY 2004
39
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
Terminal Functions (Continued)
SIGNAL
TYPE
IPD/
IPU
DESCRIPTION
NAME
NO.
RESETS, INTERRUPTS, AND GENERAL-PURPOSE INPUT/OUTPUTS (CONTINUED)
GP0
AF6
I/O/Z
IPD
GPIO 0 pin.
The general-purpose I/O 0 pin (GPIO 0) (
I/O/Z
) can be programmed as GPIO 0 (
input only
)
[default] or as GPIO 0 (
output only
) pin or output as a general-purpose interrupt (GP0INT)
signal (
output only
).
This pin has no function at default [default] or this pin can be programmed as a GPIO 8 pin
(
I/O/Z
).
GP8
AE4
I/O/Z
IPD
CLKOUT6/GP2§
AD6
I/O/Z
IPD
Clock output at 1/6 of the device speed (
O/Z
) [default] or this pin can be programmed as a
GPIO 2 pin (
I/O/Z
).
CLKOUT4/GP1§
AE6
I/O/Z
IPD
Clock output at 1/4 of the device speed (
O/Z
) [default] or this pin can be programmed as a
GPIO 1 pin (
I/O/Z
).
HOST-PORT INTERFACE (HPI) or PERIPHERAL COMPONENT INTERCONNECT (PCI)
HINT/
PFRAME§
R4
I/O/Z
Host interrupt from DSP to host (
O
) [default] or PCI frame (
I/O/Z
)
HCNTL1/
PDEVSEL§
R1
I/O/Z
Host control selects between control, address, or data registers (
I
) [default] or PCI device
select (
I/O/Z
).
HCNTL0/
PSTOP§
T4
I/O/Z
Host control selects between control, address, or data registers (
I
) [default] or PCI stop
(
I/O/Z
)
HHWIL/PTRDY§
R3
I/O/Z
Host half-word select first or second half-word (not necessarily high or low order)
[For HPI16 bus width selection only] (
I
) [default] or PCI target ready (
I/O/Z
)
HR/W/PCBE2§
HAS/PPAR§
HCS/PPERR§
HDS1/PSERR§
HDS2/PCBE1§
HRDY/PIRDY§
HD31/AD31§
HD30/AD30§
HD29/AD29§
HD28/AD28§
HD27/AD27§
HD26/AD26§
HD25/AD25§
HD24/AD24§
HD23/AD23§
HD22/AD22§
HD21/AD21§
HD20/AD20§
HD19/AD19§
HD18/AD18§
HD17/AD17§
HD16/AD16§
HD15/AD15§
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground
IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k
IPD or IPU resistor. To pull up a signal to the opposite
supply rail, a 1-k
resistor should be used, unless otherwise noted.)
§These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.
P1
I/O/Z
Host read or write select (
I
) [default] or PCI command/byte enable 2 (
I/O/Z
)
T3
I/O/Z
Host address strobe (
I
) [default] or PCI parity (
I/O/Z
)
R2
I/O/Z
Host chip select (
I
) [default] or PCI parity error (
I/O/Z
)
T1
I/O/Z
Host data strobe 1 (
I
) [default] or PCI system error (
I/O/Z
)
T2
I/O/Z
Host data strobe 2 (
I
) [default] or PCI command/byte enable 1 (
I/O/Z
)
P4
I/O/Z
Host ready from DSP to host (
O
) [default] or PCI initiator ready (
I/O/Z
).
J2
K3
J1
Host-port data (
I/O/Z
) [default] or PCI data-address bus (
I/O/Z
)
K4
K2
As HPI data bus (PCI_EN pin = 0)
Used for transfer of data, address, and control
Host-Port bus width (HPI_WIDTH) user-configurable at device reset via a 10-k
resistor
pullup/pulldown resistor on the HD5 pin:
L3
K1
L4
HD5 pin = 0: HPI operates as an HPI16.
(HPI bus is 16 bits wide. HD[15:0] pins are used and the remaining HD[31:16] pins are
reserved pins in the high-impedance state.)
L1
I/O/Z
M4
M2
HD5 pin = 1: HPI operates as an HPI32.
(HPI bus is 32 bits wide. All HD[31:0] pins are used for host-port operations.)
N4
M1
N5
As PCI data-address bus (PCI_EN pin = 1)
Used for transfer of data and address
N1
P5
U4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMP320C6411ZLZ | FIXED POINT DIGITAL SIGNAL PROCESSOR |
| TMX32C6411ZLZ | FIXED POINT DIGITAL SIGNAL PROCESSOR |
| TMP32C6411AGLZ | FIXED POINT DIGITAL SIGNAL PROCESSOR |
| TMP32C6411GLZ | FIXED POINT DIGITAL SIGNAL PROCESSOR |
| TMX32C6411GLZ | Anti-Static Storage Bags; External Height:5"; External Width:3"; Thickness:0.12" |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMX32C6414EGLZ6E3 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMX32C6415EGLZ5E0 | 制造商:Rochester Electronics LLC 功能描述:LAPLACE, REV. 2.0, 500 MHZ, 100 MHZ EMIF - Bulk |
| TMX32C6416EGLZ5E0 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMX32TCI6482BZTZA2 | 制造商:Texas Instruments 功能描述: |
| TMX32TCI6616BXCYPA | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。