• <em id="3ia63"><label id="3ia63"></label></em>
    <delect id="3ia63"></delect>
    <label id="3ia63"></label><nobr id="3ia63"><menu id="3ia63"><thead id="3ia63"></thead></menu></nobr>
  • <tbody id="3ia63"><strike id="3ia63"></strike></tbody><pre id="3ia63"><tt id="3ia63"></tt></pre>
    <thead id="3ia63"><sup id="3ia63"><tbody id="3ia63"></tbody></sup></thead>
    <nobr id="3ia63"></nobr>
    <wbr id="3ia63"><form id="3ia63"></form></wbr>
    <input id="3ia63"><span id="3ia63"></span></input>
  • 參數(shù)資料
    型號: TMX320LF2406AVFA
    廠商: Texas Instruments, Inc.
    元件分類: 數(shù)字信號處理
    英文描述: DSP CONTROLLERS
    中文描述: DSP控制器
    文件頁數(shù): 51/134頁
    文件大?。?/td> 1759K
    代理商: TMX320LF2406AVFA
    TMS320LF2407A,TMS320LF2406A,TMS320LF2403A,TMS320LF2402A
    TMS320LC2406A,TMS320LC2404A,TMS320LC2403A,TMS320LC2402A
    DSP CONTROLLERS
    SPRS145K
    JULY 2000
    REVISED AUGUST 2005
    51
    POST OFFICE BOX 1443
    HOUSTON, TEXAS 77251
    1443
    controller area network (CAN) module
    The CAN module is a full-CAN controller designed as a 16-bit peripheral module and supports the following
    features:
    CAN specification 2.0B (active)
    Standard data and remote frames
    Extended data and remote frames
    Six mailboxes for objects of 0- to 8-byte data length
    Two receive mailboxes, two transmit mailboxes
    Two configurable transmit/receive mailboxes
    Local acceptance mask registers for mailboxes 0 and 1 and mailboxes 2 and 3
    Configurable standard or extended message identifier
    Programmable bit rate
    Programmable interrupt scheme
    Readable error counters
    Self-test mode
    In this mode, the CAN module operates in a loop-back fashion, receiving its own transmitted message.
    The CAN module is a 16-bit peripheral. The accesses are split into the control/status-registers accesses and
    the mailbox-RAM accesses.
    CAN peripheral registers: The CPU can access the CAN peripheral registers only using 16-bit write accesses.
    The CAN peripheral always presents full 16-bit data to the CPU bus during read cycles.
    CAN controller architecture
    Figure 13 shows the basic architecture of the CAN controller through this block diagram of the CAN Peripherals.
    Temporary Receive Buffer
    Data
    ID
    CAN Module
    Control Logic
    CPU Interface/
    Memory Management Unit
    CAN
    Core
    Control/Status Registers
    Interrupt Logic
    Control Bus
    Acceptance Filter
    Transmit Buffer
    RAM 48x16
    CANTX
    CAN
    Transceiver
    Matchid
    CPU
    mailbox 0
    mailbox 1
    mailbox 2
    mailbox 3
    mailbox 4
    mailbox 5
    R
    R
    T/R
    T/R
    T
    T
    CANRX
    Figure 13. CAN Module Block Diagram
    相關(guān)PDF資料
    PDF描述
    TMX320LF2406AVFS DSP CONTROLLERS
    TMX320LF2407APAGA DSP CONTROLLERS
    TMX320LF2407APAGS DSP CONTROLLERS
    TMX320LF2407APGA DSP CONTROLLERS
    TMX320LF2407APGS DSP CONTROLLERS
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    TMX320LF2406AVFS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
    TMX320LF2407APAGA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
    TMX320LF2407APAGS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
    TMX320LF2407APGA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
    TMX320LF2407APGEA 制造商:Rochester Electronics LLC 功能描述:CMOS 320LF2407 TQFP - Bulk