TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B
–
APRIL 2001
–
REVISED SEPTEMBER 2001
13
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
memory map (continued)
Block
Start Address
L
(
0x0000
–
0000
M0 Vector
–
RAM (32
×
32)
(enabled if VMAP = 0)
Data Space
Prog Space
M0 SARAM (1K
×
16)
M1 SARAM (1K
×
16)
Peripheral Frame 0
(2K
×
16)
PIE Vector - RAM
(256
×
16)
(enabled if VMAP = 0,
ENPIE = 1)
0x0000
–
0040
0x0000
–
0400
0x0000
–
0800
Reserved
Reserved
Reserved
L0 SARAM (4K
×
16, Secure Block)
Peripheral Frame 2
(4K
×
16, Protected)
Reserved
Peripheral Frame 1
(4K
×
16, Protected)
L1 SARAM (4K
×
16, Secure Block)
Reserved
Reserved
FLASH (64K
×
16, Secure Block)
128-Bit Password
H0 SARAM (8K
×
16)
Reserved
Boot ROM (4K
×
16)
(enabled if MP/MC = 0)
BROM Vector - ROM (32
×
32)
(enabled if VMAP = 1, MP/MC = 0, ENPIE = 0)
0x0000
–
0D00
0x0000
–
1000
0x0000
–
2000
0x0000
–
6000
0x0000
–
7000
0x0000
–
8000
0x0000
–
9000
0x0000
–
A000
0x003D
–
8000
0x003E
–
0000
0x003F
–
0000
0x003F
–
7FF8
0x003F
–
8000
0x003F
–
A000
0x003F
–
F000
0x003F
–
FFC0
H
(
P
On-Chip Memory
Only one of these vector maps
—
M0 vector, PIE vector, BROM vector
—
should be enabled at a time.
LEGEND:
OTP (2K
×
16, Secure Block)
0x003D
–
7800
NOTES: A. Memory blocks are not to scale. Flash location subject to change.
B. Reserved locations are reserved for future expansion. Application should not access these areas.
C. Boot ROM and Zone 7 memory maps are active either in on-chip or XINTF zone depending on MP/MC, not in both.
D. Peripheral Frame 0, Peripheral Frame 1, and Peripheral Frame 2 memory maps are restricted to data memory only. User program
cannot access these memory maps in program space.
E.
“
Protected
”
means the order of Write followed by Read operations is preserved rather than the pipeline order.
F. Certain memory ranges are EALLOW protected for spurious writes after configuration.
G. Zone 6 and Zone 7 share the same chip select; hence, these memory blocks have mirrored locations.
Figure 2. F2810 Memory Map
P