參數(shù)資料
型號(hào): TMX320F28044ZGMS
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號(hào)處理
英文描述: Digital Signal Processor
中文描述: 數(shù)字信號(hào)處理器
文件頁(yè)數(shù): 95/107頁(yè)
文件大小: 784K
代理商: TMX320F28044ZGMS
www.ti.com
20
15
SPISIMO
SPISOMI
SPICLK
(clock polarity = 1)
SPICLK
(clock polarity = 0)
SPISIMO Data
Must Be Valid
SPISOMI Data Is Valid
19
16
14
13
12
SPISTE
(A)
TMS320F28044
Digital Signal Processor
SPRS357B–AUGUST 2006–REVISED MAY 2007
A.
In the slave mode, the SPISTE signal should be asserted low at least 0.5t
c(SPC)
(minimum) before the valid SPI clock
edge and remain low for at least 0.5t
c(SPC)
after the receiving edge (SPICLK) of the last data bit.
Figure 6-18. SPI Slave Mode External Timing (Clock Phase = 0)
Table 6-29. SPI Slave Mode External Timing (Clock Phase = 1)
(1)(2)(3)(4)
NO.
12
13
MIN
MAX
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
t
c(SPC)S
t
w(SPCH)S
t
w(SPCL)S
t
w(SPCL)S
t
w(SPCH)S
t
su(SOMI-SPCH)S
t
su(SOMI-SPCL)S
t
v(SPCH-SOMI)S
Cycle time, SPICLK
Pulse duration, SPICLK high (clock polarity = 0)
Pulse duration, SPICLK low (clock polarity = 1)
Pulse duration, SPICLK low (clock polarity = 0)
Pulse duration, SPICLK high (clock polarity = 1)
Setup time, SPISOMI before SPICLK high (clock polarity = 0)
Setup time, SPISOMI before SPICLK low (clock polarity = 1
Valid time, SPISOMI data valid after SPICLK low (clock polarity
= 0)
Valid time, SPISOMI data valid after SPICLK high
(clock polarity = 1)
Setup time, SPISIMO before SPICLK high (clock polarity = 0)
Setup time, SPISIMO before SPICLK low (clock polarity = 1)
Valid time, SPISIMO data valid after SPICLK high
(clock polarity = 0)
Valid time, SPISIMO data valid after SPICLK low (clock polarity
= 1)
8t
c(LCO)
0.5t
c(SPC)S
- 10
0.5t
c(SPC)S
- 10
0.5t
c(SPC)S
- 10
0.5t
c(SPC)S
- 10
0.125t
c(SPC)S
0.125t
c(SPC)S
0.75t
c(SPC)S
0.5t
c(SPC)S
0.5t
c(SPC)S
0.5t
c(SPC)S
0.5t
c(SPC)S
14
17
18
t
v(SPCL-SOMI)S
0.75t
c(SPC)S
ns
21
t
su(SIMO-SPCH)S
t
su(SIMO-SPCL)S
t
v(SPCH-SIMO)S
35
35
ns
ns
ns
22
0.5t
c(SPC)S-10
t
v(SPCL-SIMO)S
0.5t
c(SPC)S-10
ns
(1)
(2)
(3)
The MASTER / SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared.
t
= SPI clock cycle time = LSPCLK/4 or LSPCLK/(SPIBRR + 1)
Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate:
Master mode transmit 25-MHz MAX, master mode receive 12.5-MHz MAX
Slave mode transmit 12.5-MHz MAX, slave mode receive 12.5-MHz MAX.
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
(4)
Submit Documentation Feedback
Electrical Specifications
95
相關(guān)PDF資料
PDF描述
TMP47C635N Transient Voltage Suppressor Diodes
TMP47P800E 4-Bit Microcontroller
TMP47P870E
TMP47P870N 4-Bit Microcontroller
TMS2564 65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320F28045GGMA 制造商:Texas Instruments 功能描述:TMS320F28044, TMS320F28045 DIGITAL CONTROLLERS - Trays
TMX320F28045PZA 制造商:Texas Instruments 功能描述:TMS320F28044, TMS320F28045 DIGITAL CONTROLLERS - Trays
TMX320F28045ZGMA 制造商:Texas Instruments 功能描述:TMS320F28044, TMS320F28045 DIGITAL CONTROLLERS - Trays
TMX320F28055PNT 功能描述:32位微控制器 - MCU GIZMO MASS MARKET RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT
TMX320F28069PFPA 功能描述:32位微控制器 - MCU Piccolo MCU RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT