
TMS320C6211, TMS320C6211B
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS073K
AUGUST 1998
REVISED MARCH 2004
15
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
PWRD bits in CPU CSR register description
Table 14 identifies the PWRD field (bits 15
10) in the CPU CSR register. These bits control the device
power-down modes. For more detailed information on the PWRD bit field of the CPU CSR register, see the
TMS320C6000 CPU and Instruction Set Reference Guide
(literature number SPRU189).
Table 14. PWRD field bits in the CPU CSR Register
HEX ADDRESS RANGE
ACRONYM
REGISTER NAME
COMMENTS
CSR
Control status register
The PWRD field (bits 15
10 in the CPU CSR)
controls the device power-down modes.
Accessible by writing a value to the CSR register.