參數(shù)資料
型號: TMX320C2812ZHHS
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號處理
英文描述: TMS320R2811, TMS320R2812 Digital Signal Processors
中文描述: TMS320R2811,TMS320R2812數(shù)字信號處理器
文件頁數(shù): 135/147頁
文件大小: 2021K
代理商: TMX320C2812ZHHS
Electrical Specifications
135
June 2004
SPRS257
6.30
Multichannel Buffered Serial Port (McBSP) Timing
6.30.1
McBSP Transmit and Receive Timing
Table 6
43. McBSP Timing Requirements
NO.
MIN
MAX
UNIT
kHz
MHz
ns
ms
ns
ns
ns
ns
McBSP module clock (CLKG CLKX CLKR) range
McBSP module clock (CLKG, CLKX, CLKR) range
1
20
§
McBSP module cycle time (CLKG CLKX CLKR) range
McBSP module cycle time (CLKG, CLKX, CLKR) range
50
1
M11
M12
M13
M14
t
c(CKRX)
t
w(CKRX)
t
r(CKRX)
t
f(CKRX)
Cycle time, CLKR/X
Pulse duration, CLKR/X high or CLKR/X low
Rise time, CLKR/X
Fall time, CLKR/X
CLKR/X ext
CLKR/X ext
CLKR/X ext
CLKR/X ext
2P
P-7
7
7
M15
t
su(FRH-CKRL)
Setup time external FSR high before CLKR low
Setup time, external FSR high before CLKR low
CLKR int
CLKR ext
CLKR int
CLKR ext
CLKR int
CLKR ext
CLKR int
CLKR ext
CLKX int
CLKX ext
CLKX int
CLKX ext
18
2
0
6
18
2
0
6
18
2
0
6
ns
M16
t
h(CKRL-FRH)
Hold time external FSR high after CLKR low
Hold time, external FSR high after CLKR low
ns
M17
t
su(DRV-CKRL)
Setup time DR valid before CLKR low
Setup time, DR valid before CLKR low
ns
M18
t
h(CKRL-DRV)
Hold time DR valid after CLKR low
Hold time, DR valid after CLKR low
ns
M19
t
su(FXH-CKXL)
Setup time external FSX high before CLKX low
Setup time, external FSX high before CLKX low
ns
M20
t
h(CKXL-FXH)
Hold time external FSX high after CLKX low
Hold time, external FSX high after CLKX low
ns
Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of
that signal are
also inverted.
2P = 1/CLKG in ns. CLKG is the output of sample rate generator mux. CLKG =
CCLKGDV).
(1
CLKSRG can be LSPCLK, CLKX, CLKR as source. CLKSRG
(SYSCLKOUT/2). McBSP performance is limited by I/O buffer switching speed.
§
Internal clock prescalers must be adjusted such that the McBSP clock (CLKG, CLKX, CLKR) speeds are not greater than the I/O buffer speed
limit (20 MHz).
A
相關(guān)PDF資料
PDF描述
TMX320F2811PBKA TMS320R2811, TMS320R2812 Digital Signal Processors
TMX320F2811ZHHA TMS320R2811, TMS320R2812 Digital Signal Processors
TMX320F2812ZHHA TMS320R2811, TMS320R2812 Digital Signal Processors
TMX320F2812ZHHS TMS320R2811, TMS320R2812 Digital Signal Processors
TMX320R2811PBKA TMS320R2811, TMS320R2812 Digital Signal Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320C28343ZHH 功能描述:32位微控制器 - MCU Delfino MCU RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT
TMX320C28345ZEP 制造商:Texas Instruments 功能描述:DELFINO MICROCONTROLLER - Trays
TMX320C28345ZHH 制造商:Texas Instruments 功能描述:DELFINO MICROCONTROLLER - Trays
TMX320C28346ZEP 功能描述:32位微控制器 - MCU Delfino Micro controller RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT
TMX320C28FNL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor