參數資料
型號: TMS320LC57PBK50
元件分類: 數字信號處理
英文描述: 16-Bit Digital Signal Processor
中文描述: 16位數字信號處理器
文件頁數: 65/87頁
文件大小: 1259K
代理商: TMS320LC57PBK50
TMS320C5x, TMS320LC5x
DIGITAL SIGNAL PROCESSORS
SPRS030A – APRIL 1995 – REVISED APRIL 1996
65
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
INSTRUCTION ACQUISITION (IAQ), INTERRUPT ACKNOWLEDGE (IACK),
EXTERNAL FLAG (XF), AND TOUT (SEE NOTE 6)
switching characteristics over recommended operating conditions [H = 0.5t
c(CO)
] (see Figure 20)
PARAMETER
’320C5x-40
’320C5x-57
’320LC5x-40
’320LC5x-50
MIN
H – 12
H – 10
H – 10
’320C5x-80
’320C5x-100
’320LC5x-80
UNIT
MAX
MIN
MAX
tsu(AV-IQL)
th(IQL-AV)
tw(IQL)
td(CO-TU)
tsu(AV-IKL)
th(IKL-AV)
tw(IKL)
tw(TUH)
td(CO-XFV)
IAQ goes low during an instruction acquisition. It goes low only on the first cycle of the read when wait states are used. The falling edge should
be used to latch the valid address. The AVIS bit in the PMST register must be set to zero for the address to be valid when the instruction being
addressed resides in on-chip memory.
Valid only if the external address reflects the current instruction activity (that is, code is executing on chip with no external bus cycles and AVIS
is on or code is executing off chip)
§IACK goes low during the fetch of the first word of the interrupt vector. It goes low only on the first cycle of the read when wait states are used.
Address pins A1–A4 can be decoded at the falling edge to identify the interrupt being acknowledged. The AVIS bit in the PMST register must
be set to zero for the address to be valid when the vectors reside in on-chip memory.
NOTE 6: IAQ pin is not present on 100-pin packages.
IACK pin is not present on 100-pin and 128-pin packages.
Setup time, address valid before IAQ low
H – 9
H – 7
H – 7
ns
Hold time, address valid after IAQ low
ns
Pulse duration, IAQ low
ns
Delay time, CLKOUT1 falling edge to TOUT
Setup time, address valid before IACK low§
– 6
6
– 6
6
ns
H – 12
H – 10
H – 10
H – 9
H – 7
H – 7
ns
Hold time, address valid after IACK low
ns
Pulse duration, IACK low
ns
Pulse duration, TOUT high
2H – 12
2H – 9
ns
Delay time, XF valid after CLKOUT1
0
12
0
9
ns
相關PDF資料
PDF描述
TMS320LC57PBK80 16-Bit Digital Signal Processor
TMS320LC57PBKA50 16-Bit Digital Signal Processor
TMS320LC57PBKA80 16-Bit Digital Signal Processor
TMS320LF2407PZA DSP CONTROLLERS
TMS320LF2402PGEA DSP CONTROLLERS
相關代理商/技術參數
參數描述
TMS320LF2401AVFA 功能描述:數字信號處理器和控制器 - DSP, DSC Controller RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320LF2401AVFS 功能描述:數字信號處理器和控制器 - DSP, DSC 16-Bit Fixed-Pt DSP with Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320LF2402APGA 功能描述:數字信號處理器和控制器 - DSP, DSC 16-Bit Fixed-Pt DSP with Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320LF2402APGAR 功能描述:數字信號處理器和控制器 - DSP, DSC 18-Bit Univ Bus Drv With 3-State Outputs RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320LF2402APGS 功能描述:數字信號處理器和控制器 - DSP, DSC 16-Bit Fixed-Pt DSP with Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT