- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365615 > TMS320E17FZA 16-Bit Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | TMS320E17FZA |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | 16-Bit Digital Signal Processor |
| 中文描述： | 16位數(shù)字信號(hào)處理器 |
| 文件頁數(shù)： | 1/133頁 |
| 文件大?。?/td> | 2077K |
| 代理商： | TMS320E17FZA |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁
SGUS050A JANUARY 2004 REVISED MARCH 2004
1
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
Highest-Performance Fixed-Point Digital
Signal Processors (DSPs)
2-, 1.67-, 1.39-ns Instruction Cycle Time
600-MHz Clock Rate
Eight 32-Bit Instructions/Cycle
Twenty-Eight Operations/Cycle
4800 MIPS
Fully Software-Compatible With C62x
C6414/15/16 Devices Pin-Compatible
VelociTI.2
Extensions to VelociTI
Advanced Very-Long-Instruction-Word
(VLIW) TMS320C64x
DSP Core
Eight Highly Independent Functional
Units With VelociTI.2
Extensions:
Six ALUs (32-/40-Bit), Each Supports
Single 32-Bit, Dual 16-Bit, or Quad
8-Bit Arithmetic per Clock Cycle
Two Multipliers Support
Four 16 x 16-Bit Multiplies
(32-Bit Results) per Clock Cycle or
Eight 8 x 8-Bit Multiplies
(16-Bit Results) per Clock Cycle
Non-Aligned Load-Store Architecture
64 32-Bit General-Purpose Registers
Instruction Packing Reduces Code Size
All Instructions Conditional
Instruction Set Features
Byte-Addressable (8-/16-/32-/64-Bit Data)
8-Bit Overflow Protection
Bit-Field Extract, Set, Clear
Normalization, Saturation, Bit-Counting
VelociTI.2
Increased Orthogonality
Viterbi Decoder Coprocessor (VCP) [C6416]
Supports Over 500 7.95-Kbps AMR
Programmable Code Parameters
Turbo Decoder Coprocessor (TCP) [C6416]
Supports up to Six 2-Mbps 3GPP
(6 Iterations)
Programmable Turbo Code and
Decoding Parameters
L1/L2 Memory Architecture
128K-Bit (16K-Byte) L1P Program Cache
(Direct Mapped)
128K-Bit (16K-Byte) L1D Data Cache
(2-Way Set-Associative)
8M-Bit (1024K-Byte) L2 Unified Mapped
RAM/Cache (Flexible Allocation)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Two External Memory Interfaces (EMIFs)
One 64-Bit (EMIFA), One 16-Bit (EMIFB)
Glueless Interface to Asynchronous
Memories (SRAM and EPROM) and
Synchronous Memories (SDRAM,
SBSRAM, ZBT SRAM, and FIFO)
1280M-Byte Total Addressable External
Memory Space
Enhanced Direct-Memory-Access (EDMA)
Controller (64 Independent Channels)
Host-Port Interface (HPI)
User-Configurable Bus Width (32-/16-Bit)
32-Bit/33-MHz,
3.3-V
Interface Conforms to PCI Specification 2.2
[C6415/C6416 ]
Three PCI Bus Address Registers:
Prefetchable Memory
Non-Prefetchable Memory I/O
Four-Wire Serial EEPROM Interface
PCI Interrupt Request Under DSP
Program Control
DSP Interrupt Via PCI I/O Cycle
Three Multichannel Buffered Serial Ports
Direct Interface to T1/E1, MVIP, SCSA
Framers
Up to 256 Channels Each
ST-Bus-Switching-, AC97-Compatible
Serial Peripheral Interface (SPI)
Compatible (Motorola
)
Three 32-Bit General-Purpose Timers
Universal Test and Operations PHY
Interface for ATM (UTOPIA) [C6415/C6416]
UTOPIA Level 2 Slave ATM Controller
8-Bit Transmit and Receive Operations
up to 50 MHz per Direction
User-Defined Cell Format up to 64 Bytes
Sixteen General-Purpose I/O (GPIO) Pins
Flexible PLL Clock Generator
IEEE-1149.1 (JTAG
)
Boundary-Scan-Compatible
570-Pin Grid Array (PGA) Package (GAD
Suffix)
0.13-
μ
m/6-Level C
u
Metal Process (CMOS)
3.3-V I/Os, 1.4-V Internal
PCI
Master/Slave
!"#$
% &'!!($ #%
)(! $.( $(!"%
)!&(%%2
)'*+&#$
(/#% %$!'"($%
(&(%%#!+1 &+',(
,#$(-
!,'&$%
%$#,#!, 0#!!#$1- !,'&$
$(%$2
#++ )#!#"($(!%-
&!"
$ %)(&&#$%
,(% $
Copyright
2004, Texas Instruments Incorporated
)!,'&$% &")+#$
$ 3
'+(%% $.(!0%( $(,-
#++ $.(! )!,'&$% )!,'&$
)!&(%%2
,(% $
(&(%%#!+1 &+',( $(%$2
C62x, VelociTI.2, VelociTI, and TMS320C64x are trademarks of Texas Instruments.
Motorola is a trademark of Motorola, Inc.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
#++ )#!#"($(!% #!( $(%$(,
#++ )#!#"($(!%-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320E17FZL | 16-Bit Digital Signal Processor |
| TMS320E17JDA | 16-Bit Digital Signal Processor |
| TMS320E17JDL | 16-Bit Digital Signal Processor |
| TMS320P15FNA | 16-Bit Digital Signal Processor |
| TMS320P17NA | 16-Bit Digital Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320E17FZL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| TMS320E17JDA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| TMS320E17JDL | 制造商:Texas Instruments 功能描述: |
| TMS320EDGEGLZ | 制造商:Texas Instruments 功能描述: |
| TMS320EDGEUGLZ | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。