![](http://datasheet.mmic.net.cn/370000/TMS320C6455ZTZ_datasheet_16742658/TMS320C6455ZTZ_1.png)
1
Features
High-Performance Fixed-Point DSP (C6455)
–
1.39-, 1.17, 1-, and 0.83-ns Instruction Cycle
Time
–
720-MHz, 850-MHz, 1-GHz, and 1.2-GHz
Clock Rate
–
Eight 32-Bit Instructions/Cycle
–
9600 MIPS/MMACS (16-Bits)
–
Commercial Temperature [0
°
C to 90
°
C]
–
Extended Temperature [-40
°
C to 105
°
C]
TMS320C64x+ DSP Core
–
Dedicated SPLOOP Instruction
–
Compact Instructions (16-Bit)
–
Instruction Set Enhancements
–
Exception Handling
TMS320C64x+ Megamodule L1/L2 Memory
Architecture:
–
256K-Bit (32K-Byte) L1P Program Cache
[Direct Mapped]
–
256K-Bit (32K-Byte) L1D Data Cache
[2-Way Set-Associative]
–
16M-Bit (2096K-Byte) L2 Unified Mapped
RAM/Cache [Flexible Allocation]
–
256K-Bit (32K-Byte) L2 ROM
–
Time Stamp Counter
Enhanced VCP2
–
Supports Over 694 7.95-Kbps AMR
–
Programmable Code Parameters
Enhanced Turbo Decoder Coprocessor (TCP2)
–
Supports up to Eight 2-Mbps 3GPP
(6 Iterations)
–
Programmable Turbo Code and Decoding
Parameters
Endianess: Little Endian, Big Endian
64-Bit External Memory Interface (EMIFA)
–
Glueless Interface to Asynchronous
Memories (SRAM, Flash, and EEPROM) and
Synchronous Memories (SBSRAM, ZBT
SRAM)
–
Supports Interface to Standard Sync
Devices and Custom Logic (FPGA, CPLD,
ASICs, etc.)
–
32M-Byte Total Addressable External
Memory Space
TMS320C6455
Fixed-Point Digital Signal Processor
SPRS276H–MAY 2005–REVISED OCTOBER 2007
Four 1x Serial RapidIO Links (or One 4x),
v1.2 Compliant
–
1.25-, 2.5-, 3.125-Gbps Link Rates
–
Message Passing, DirectIO Support, Error
Management Extensions, and Congestion
Control
–
IEEE 1149.6 Compliant I/Os
DDR2 Memory Controller
–
Interfaces to DDR2-533 SDRAM
–
32-Bit/16-Bit, 533-MHz (data rate) Bus
–
512M-Byte Total Addressable External
Memory Space
EDMA3 Controller (64 Independent Channels)
32-/16-Bit Host-Port Interface (HPI)
32-Bit 33-/66-MHz, 3.3-V Peripheral Component
Interconnect (PCI) Master/Slave Interface
Conforms to
PCI Local Bus Specification
(version 2.3)
One Inter-Integrated Circuit (I
2
C) Bus
Two McBSPs
10/100/1000 Mb/s Ethernet MAC (EMAC)
–
IEEE 802.3 Compliant
–
Supports Multiple Media Independent
Interfaces (MII, GMII, RMII, and RGMII)
–
8 Independent Transmit (TX) and
8 Independent Receive (RX) Channels
Two 64-Bit General-Purpose Timers,
Configurable as Four 32-Bit Timers
UTOPIA
–
UTOPIA Level 2 Slave ATM Controller
–
8-Bit Transmit and Receive Operations up
to 50 MHz per Direction
–
User-Defined Cell Format up to 64 Bytes
16 General-Purpose I/O (GPIO) Pins
System PLL and PLL Controller
Secondary PLL and PLL Controller, Dedicated
to EMAC and DDR2 Memory Controller
Advanced Event Triggering (AET) Compatible
Trace-Enabled Device
IEEE-1149.1 (JTAG)
Boundary-Scan-Compatible
697-Pin Ball Grid Array (BGA) Package
(ZTZ or GTZ Suffix), 0.8-mm Ball Pitch
0.09-
μ
m/7-Level Cu Metal Process (CMOS)
3.3-/1.8-/1.5-/1.25-/1.2-V I/Os, 1.25-/1.2-V
Internal
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright 2005–2007, Texas Instruments Incorporated