參數(shù)資料
型號(hào): TMS320C6205ZHK200
廠商: Texas Instruments
文件頁(yè)數(shù): 50/73頁(yè)
文件大?。?/td> 0K
描述: IC DSP FIXED POINT HP 288-BGA
標(biāo)準(zhǔn)包裝: 1
系列: TMS320C62x
類型: 定點(diǎn)
接口: McBSP,PCI
時(shí)鐘速率: 200MHz
非易失內(nèi)存: 外部
芯片上RAM: 128kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.50V
工作溫度: 0°C ~ 90°C
安裝類型: 表面貼裝
封裝/外殼: 288-LFBGA
供應(yīng)商設(shè)備封裝: 288-BGA Microstar(16x16)
包裝: 托盤
其它名稱: 296-19385
TMS320C6205
FIXEDPOINT DIGITAL SIGNAL PROCESSOR
SPRS106G OCTOBER 1999 REVISED JULY 2006
54
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
MULTICHANNEL BUFFERED SERIAL PORT TIMING
timing requirements for McBSP (see Figure 33)
NO.
200
UNIT
NO.
MIN
MAX
UNIT
2
tc(CKRX)
Cycle time, CLKR/X
CLKR/X ext
2P§
ns
3
tw(CKRX)
Pulse duration, CLKR/X high or CLKR/X low
CLKR/X ext
P 1
ns
5
tsu(FRH-CKRL)
Setup time, external FSR high before CLKR low
CLKR int
9
ns
5
tsu(FRH-CKRL)
Setup time, external FSR high before CLKR low
CLKR ext
2
ns
6
th(CKRL-FRH)
Hold time, external FSR high after CLKR low
CLKR int
6
ns
6
th(CKRL-FRH)
Hold time, external FSR high after CLKR low
CLKR ext
3
ns
7
tsu(DRV-CKRL)
Setup time, DR valid before CLKR low
CLKR int
8
ns
7
tsu(DRV-CKRL)
Setup time, DR valid before CLKR low
CLKR ext
0.5
ns
8
th(CKRL-DRV)
Hold time, DR valid after CLKR low
CLKR int
4
ns
8
th(CKRL-DRV)
Hold time, DR valid after CLKR low
CLKR ext
3
ns
10
tsu(FXH-CKXL)
Setup time, external FSX high before CLKX low
CLKX int
9
ns
10
tsu(FXH-CKXL)
Setup time, external FSX high before CLKX low
CLKX ext
2
ns
11
th(CKXL-FXH)
Hold time, external FSX high after CLKX low
CLKX int
6
ns
11
th(CKXL-FXH)
Hold time, external FSX high after CLKX low
CLKX ext
3
ns
CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.
P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.
§ The maximum bit rate for the C6205 devices is 100 Mbps or CPU/2 (the slower of the two). Care must be taken to ensure that the AC timings
specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X
clock cycle is either twice the CPU cycle time (2P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 200 MHz
(P = 5 ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running
parts at 100 MHz (P = 10 ns), use 2P = 20 ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP
communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX,
CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP
communicates to is a slave.
The minimum CLKR/X pulse duration is either (P 1) or 4 ns, whichever is larger. For example, when running parts at 200 MHz (P = 5 ns), use
4 ns as the minimum CLKR/X pulse duration. When running parts at 100 MHz (P = 10 ns), use (P 1) = 9 ns as the minimum CLKR/X pulse
duration.
相關(guān)PDF資料
PDF描述
8309-7003 CONN D-SUB RCPT 9POS W/INSERT
TAJB685K010A CAP TANT 6.8UF 10V 10% 1210
RW-053.3S CONV DC/DC 3W 4.5-9VIN 3.3VOUT
RW-0515S CONV DC/DC 3W 4.5-9VIN 15VOUT
AMC17DRAH CONN EDGECARD 34POS .100 R/A DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C6205ZHKA200 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS320C6211 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6211_08 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PORCESSORS
TMS320C6211B 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6211BGFN150 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Fixed-Pt Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT