參數(shù)資料
型號(hào): TMR320F2812PGFS
廠商: Texas Instruments, Inc.
元件分類(lèi): 數(shù)字信號(hào)處理
英文描述: TMS320R2811, TMS320R2812 Digital Signal Processors
中文描述: TMS320R2811,TMS320R2812數(shù)字信號(hào)處理器
文件頁(yè)數(shù): 28/147頁(yè)
文件大小: 2021K
代理商: TMR320F2812PGFS
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)
Functional Overview
28
June 2004
SPRS257
3.1
Memory Map
íííííííííííí
íííííííííííí
íííííííííííí
íííííííííííí
íííííííííííí
XINTF Zone 0 (8K
×
16, XZCS0AND1)
XINTF Zone 1 (8K
×
16, XZCS0AND1) (Protected)
ííííííííííííííííííííííí
ííííííííííííííííííííííí
íííííííííííí
(Enabled if MP/MC = 0)
íííííííííííí
ííííííííííííííííííííííí
(4K
×
16, Protected)
Block
Start Address
L
(
0x00 0000
M0 Vector
RAM (32
×
32)
(Enabled if VMAP = 0)
Data Space
Prog Space
M0 SARAM (1K
×
16)
M1 SARAM (1K
×
16)
ííííííííííííííííí
ííííííííííííííííí
ííííííííííííííííí
Reserved
Peripheral Frame 0
(2K
×
16)
PIE Vector - RAM
(256
×
16)
(Enabled if VMAP
= 1, ENPIE = 1)
0x00 0040
0x00 0400
0x00 0800
ííííííííííííííííííííííí
íííííííííííí
0x00 2000
Reserved
L0 SARAM (4K
×
16)
Peripheral Frame 1
ííííííííííííííííí
ííííííííííííííííí
Reserved
Peripheral Frame 2
(4K
×
16, Protected)
L1 SARAM (4K
×
16)
Reserved
BROM Vector - ROM (32
×
32)
(Enabled if VMAP = 1, MP/MC = 0, ENPIE = 0)
0x00 0D00
0x00 0E00
0x00 6000
0x00 7000
0x00 8000
0x00 9000
0x00 A000
0x00 A800
0x3F 8000
0x3F A000
0x3F F000
0x3F FFC0
H
(
P
Reserved
íííííííííííí
íííííííííííí
íííííííííííí
XINTF Zone 2 (0.5M
×
16, XZCS2)
XINTF Zone 7 (16K
×
16, XZCS6AND7)
(Enabled if MP/MC = 1)
XINTF Vector - RAM (32
×
32)
(Enabled if VMAP = 1, MP/MC = 1, ENPIE = 0)
On-Chip Memory
External Memory XINTF
Only one of these vector maps—M0 vector, PIE vector, BROM vector, XINTF vector—should be enabled at a time.
NOTES: A. Memory blocks are not to scale.
B. Reserved locations are reserved for future expansion. Application should not access these areas.
C. Boot ROM and Zone 7 memory maps are active either in on-chip or XINTF zone depending on MP/MC, not in both.
D. Peripheral Frame 0, Peripheral Frame 1, and Peripheral Frame 2 memory maps are restricted to data memory only.
User program cannot access these memory maps in program space.
E. “Protected” means the order of Write followed by Read operations is preserved rather than the pipeline order.
F. Certain memory ranges are EALLOW protected against spurious writes after configuration.
G. Zones 0 and 1 and Zones 6 and 7 share the same chip select; hence, these memory blocks have mirrored locations.
H. The passwords are set to all ones.
LEGEND:
0x08 0000
0x00 4000
0x10 0000
0x18 0000
0x3F C000
0x00 2000
ííííííííííííííííííííííí
ííííííííííííííííííííííí
ííííííííííííííííííííííí
ííííííííííííííííííííííí
ííííííííííííííííííííííí
Reserved
L2 SARAM (1K
×
16)
L3 SARAM (1K
×
16)
0x00 A400
0x3F7FF8
Figure 3
2. R2812 Memory Map (See Notes A through H)
A
相關(guān)PDF資料
PDF描述
TMR320F2812ZHHS TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320R2811GHHQ TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320R2811GHHS TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320R2811PBKA TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320R2811PBKS TMS320R2811, TMS320R2812 Digital Signal Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMR320F2812ZHHA 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320F2812ZHHQ 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320F2812ZHHS 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320R2811GHHA 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320R2811GHHQ 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors