參數(shù)資料
型號： TMR320C2812GHHS
廠商： Texas Instruments, Inc.
元件分類： 數(shù)字信號處理
英文描述： TMS320R2811, TMS320R2812 Digital Signal Processors
中文描述： TMS320R2811，TMS320R2812數(shù)字信號處理器
文件頁數(shù)： 133/147頁
文件大小： 2021K
代理商： TMR320C2812GHHS
Electrical Specifications
133
June 2004
SPRS257
6.29.7
Simultaneous Sampling Mode (Dual-Channel) (SMODE = 1)
In simultaneous mode, the ADC can continuously convert input signals on any one pair of channels (A0/B0
to A7/B7). The ADC can start conversions on event triggers from the Event Managers (EVA/EVB), software
trigger, or from an external ADCSOC signal. If the SMODE bit is 1, the ADC will do conversions on two selected
channels on every Sample/Hold pulse. The conversion time and latency of the Result register update are
explained below. The ADC interrupt flags are set a few SYSCLKOUT cycles after the Result register update.
The selected channels will be sampled simultaneously at the falling edge of the Sample/Hold pulse. The
Sample/Hold pulse width can be programmed to be 1 ADC clock wide (minimum) or 16 ADC clocks wide
(maximum).
NOTE:
In Simultaneous mode, the ADCIN channel pair select has to be A0/B0, A1/B1, ...,
A7/B7, and
not
in other combinations (such as A1/B3, etc.).
Analog Input on
Channel Ax
Analog Input on
Channel Bv
ADC Clock
Sample and Hold
SH Pulse
t
SH
t
dschA0_n
t
dschB0_n
t
dschB0_n+1
Sample n
Sample n+1
Sample n+2
t
dschA0_n+1
t
d(SH)
ADC Event Trigger
from EV or Other
Sources
SMODE Bit
Figure 6
37. Simultaneous Sampling Mode Timing
Table 6
42. Simultaneous Sampling Mode Timing
SAMPLE n
SAMPLE n + 1
AT 25-MHz ADC
CLOCK,
t
c(ADCCLK)
= 40 ns
REMARKS
t
d(SH)
Delay time from event
trigger to sampling
2.5t
c(ADCCLK)
t
SH
Sample/Hold width/
Acquisition Width
(1 + Acqps) *
t
c(ADCCLK)
40 ns with Acqps = 0
Acqps value = 0-15
ADCTRL1[8:11]
t
d(schA0_n)
Delay time for first result
to appear in Result
register
4t
c(ADCCLK)
160 ns
t
d(schB0_n)
Delay time for first result
to appear in Result
register
5t
c(ADCCLK)
200 ns
t
d(schA0_n+1)
Delay time for
successive results to
appear in Result register
(3 + Acqps) *
t
c(ADCCLK)
120 ns
t
d(schB0_n+1)
Delay time for
successive results to
appear in Result register
(3 + Acqps) *
t
c(ADCCLK)
120 ns
A
相關(guān)PDF資料
PDF描述
TMR320C2812PBKA Circular Connector; No. of Contacts:100; Series:D38999; Body Material:Composite; Connecting Termination:Crimp; Connector Shell Size:23; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:23-35
TMR320R2812PBKQ TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320R2812PBKS TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320R2812PGFA TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320R2812PGFQ TMS320R2811, TMS320R2812 Digital Signal Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMR320C2812PBKA 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2812PBKQ 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2812PBKS 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2812PGFA 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2812PGFQ 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*