<var id="mlur1"></var>
<li id="mlur1"><form id="mlur1"><div id="mlur1"></div></form></li>
<code id="mlur1"><input id="mlur1"></input></code><span id="mlur1"><pre id="mlur1"></pre></span>
  • <li id="mlur1"><form id="mlur1"><xmp id="mlur1"></xmp></form></li>
    <span id="mlur1"><tbody id="mlur1"><video id="mlur1"></video></tbody></span>
    <li id="mlur1"><form id="mlur1"><div id="mlur1"></div></form></li>
    參數(shù)資料
    型號: TMP320R2812PGFS
    廠商: Texas Instruments, Inc.
    元件分類: 數(shù)字信號處理
    英文描述: TMS320R2811, TMS320R2812 Digital Signal Processors
    中文描述: TMS320R2811,TMS320R2812數(shù)字信號處理器
    文件頁數(shù): 91/147頁
    文件大?。?/td> 2021K
    代理商: TMP320R2812PGFS
    Electrical Specifications
    91
    June 2004
    SPRS257
    Table 6
    4. XCLKIN Timing Requirements
    PLL Bypassed or Enabled
    NO.
    MIN
    MAX
    UNIT
    C8
    t
    c(CI)
    Cycle time, XCLKIN
    6.67
    250
    ns
    C9
    t
    f(CI)
    Fall time XCLKIN
    Fall time, XCLKIN
    Up to 30 MHz
    30 MHz to 150 MHz
    Up to 30 MHz
    6
    2
    6
    ns
    C10
    t
    r(CI)
    Rise time XCLKIN
    Rise time, XCLKIN
    ns
    30 MHz to 150 MHz
    2
    C11
    t
    w(CIL)
    t
    w(CIH)
    Pulse duration, X1/XCLKIN low as a percentage of t
    c(CI)
    Pulse duration, X1/XCLKIN high as a percentage of t
    c(CI)
    40
    60
    %
    C12
    40
    60
    %
    Table 6
    5. XCLKIN Timing Requirements
    PLL Disabled
    NO.
    MIN
    MAX
    UNIT
    C8
    t
    c(CI)
    Cycle time, XCLKIN
    6.67
    250
    ns
    C9
    t
    f(CI)
    Fall time XCLKIN
    Fall time, XCLKIN
    Up to 30 MHz
    30 MHz to 150 MHz
    Up to 30 MHz
    6
    2
    6
    ns
    C10
    t
    r(CI)
    Rise time XCLKIN
    Rise time, XCLKIN
    ns
    30 MHz to 150 MHz
    2
    C11
    t
    w(CIL)
    Pulse duration X1/XCLKIN low as a percentage of t
    Pulse duration, X1/XCLKIN low as a percentage of t
    c(CI)
    XCLKIN
    120 MHz
    120
    <
    XCLKIN
    150 MHz
    40
    60
    %
    45
    55
    C12
    t
    w(CIH)
    Pulse duration X1/XCLKIN high as a percentage of t
    C
    Pulse duration, X1/XCLKIN high as a percentage of t
    c(CI)
    XCLKIN
    120 MHz
    120
    <
    XCLKIN
    150 MHz
    40
    60
    %
    45
    55
    Table 6
    6. Possible PLL Configuration Modes
    PLL MODE
    REMARKS
    SYSCLKOUT
    PLL Disabled
    Invoked by tying XPLLDIS pin low upon reset. PLL block is completely
    disabled. Clock input to the CPU (CLKIN) is directly derived from the clock
    signal present at the X1/XCLKIN pin.
    XCLKIN
    PLL Bypassed
    Default PLL configuration upon power-up, if PLL is not disabled. The PLL
    itself is bypassed. However, the /2 module in the PLL block divides the clock
    input at the X1/XCLKIN pin by two before feeding it to the CPU.
    XCLKIN/2
    PLL Enabled
    Achieved by writing a non-zero value “n” into PLLCR register. The /2 module
    in the PLL block now divides the output of the PLL by two before feeding it to
    the CPU.
    (XCLKIN * n) / 2
    A
    相關(guān)PDF資料
    PDF描述
    TMP320R2812ZHHA TMS320R2811, TMS320R2812 Digital Signal Processors
    TMP320R2812ZHHQ TMS320R2811, TMS320R2812 Digital Signal Processors
    TMP320R2812ZHHS TMS320R2811, TMS320R2812 Digital Signal Processors
    TMR320C2811GHHA TMS320R2811, TMS320R2812 Digital Signal Processors
    TMR320C2811GHHQ TMS320R2811, TMS320R2812 Digital Signal Processors
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    TMP34092PQL-64 制造商:Texas Instruments 功能描述:
    TMP35FS 制造商:Analog Devices 功能描述:Temp Sensor Analog(Voltage) Serial (2-Wire) 8-Pin SOIC N 制造商:Rochester Electronics LLC 功能描述:3V TEMPERATURE SENSOR - Bulk
    TMP35FS-REEL 制造商:Analog Devices 功能描述:Temp Sensor Analog Serial (2-Wire) 8-Pin SOIC N T/R 制造商:Rochester Electronics LLC 功能描述:3V TEMPERATURE SENSOR TAPE & REEL - Tape and Reel
    TMP35FSZ 制造商:Analog Devices 功能描述:Temperature Sensor IC
    TMP35FSZ-REEL 制造商:Analog Devices 功能描述:TEMP SENSOR ANLG SERL 8SOIC N - Tape and Reel