- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382649 > TMP320F2810GHHA (Texas Instruments, Inc.) DIGITAL SIGNAL PROCESSORS PDF資料下載
參數(shù)資料
| 型號(hào)： | TMP320F2810GHHA |
| 廠商： | Texas Instruments, Inc. |
| 元件分類(lèi)： | 數(shù)字信號(hào)處理 |
| 英文描述： | DIGITAL SIGNAL PROCESSORS |
| 中文描述： | 數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 14/103頁(yè) |
| 文件大?。?/td> | 1341K |
| 代理商： | TMP320F2810GHHA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)
TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B
–
APRIL 2001
–
REVISED SEPTEMBER 2001
14
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
memory map (continued)
The
“
Low 64K
”
of the memory address range maps into the data space of the 240x. The
“
High 64K
”
of the
memory address range maps into the program space of the 24x/240x. 24x/240x-compatible code will only
execute from the
“
High 64K
”
memory area. Hence, the top 32K of Flash and H0 SARAM block can be used to
run 24x/240x-compatible code (if MP/MC mode is low) or, on F2812, code can be executed from XINTF Zone 7
(if MP/MC mode is high).
The XINTF consists of five independent zones. Three zones have their own chip selects and two zones share
a single chip select. Each zone can be programmed with its own timing (wait states) and to either sample or
ignore external ready signal. This makes interfacing to external peripherals easy and glueless.
Note:
The chip selects of XINTF Zone 6 and Zone 7 are merged together into a single chip select (ZCS6AND7).
Refer to the
”
External Interface
–
XINTF (F2812 only)
”
section of this data sheet for details.
Peripheral Frame 1, Peripheral Frame 2, and XINTF Zone 1 are grouped together so as to enable these blocks
to be
“
write/read peripheral block protected
”
. The
“
protected
”
mode ensures that all accesses to these blocks
happen as written. Because of the C28x pipeline, a write immediately followed by a read, to different memory
locations, will appear in reverse order on the memory bus of the CPU. This can cause problems in certain
peripheral applications where the user expected the write to occur first (as written). The C28x CPU supports
a block protection mode where a region of memory can be protected so as to make sure that operations occur
as written (the penalty is extra cycles are added to align the operations). This mode is programmable and by
default, it will protect the selected zones.
On the F2812, at reset, XINTF Zone 7 is enabled if the XMP/MC signal is pulled high. This signal selects
microprocessor or microcomputer mode of operation. In microprocessor mode, Zone 7 is mapped to high
memory such that the vector table is fetched externally. The Boot ROM is disabled in this mode. In
microcomputer mode, Zone 7 is disabled such that the vectors are fetched from Boot ROM. This allows the user
to either boot from on-chip memory or from off-chip memory. The state of the XMP/MC signal on reset is stored
in an MP/MC mode bit in the XINTCNF2 register. The user can change this mode in software and hence control
the mapping of Boot ROM and XINTF Zone 7. No other memory blocks are affected by XMP/MC.
I/O space is not supported on the F2812 XINTF.
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMX320F2810GHHMEP | Digital Signal Processors |
| TMP320F2810GHHMEP | Digital Signal Processors |
| TMX320F2810GHHS | DIGITAL SIGNAL PROCESSORS |
| TMP320F2810GHHS | DIGITAL SIGNAL PROCESSORS |
| TMX320F2810PGFA | DIGITAL SIGNAL PROCESSORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMP320F2810GHHMEP | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Digital Signal Processors |
| TMP320F2810GHHS | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMP320F2810PBKA | 制造商:Texas Instruments 功能描述: |
| TMP320F2810PBKAEP | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Digital Signal Processors |
| TMP320F2810PBKS | 功能描述:IC DSP W/FLASH128=LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:TMS320F281x, C2000™ 產(chǎn)品培訓(xùn)模塊:XLP Deep Sleep Mode 8-bit PIC® Microcontroller Portfolio 標(biāo)準(zhǔn)包裝:22 系列:PIC® XLP™ 18F 核心處理器:PIC 芯體尺寸:8-位 速度:48MHz 連通性:I²C，SPI，UART/USART，USB 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，POR，PWM，WDT 輸入/輸出數(shù):14 程序存儲(chǔ)器容量:8KB（4K x 16） 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:256 x 8 RAM 容量:512 x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 11x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:20-DIP（0.300"，7.62mm） 包裝:管件 產(chǎn)品目錄頁(yè)面:642 (CN2011-ZH PDF) 配用:DV164126-ND - KIT DEVELOPMENT USB W/PICKIT 2DM164127-ND - KIT DEVELOPMENT USB 18F14/13K50AC164112-ND - VOLTAGE LIMITER MPLAB ICD2 VPP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。