- 您現在的位置：買賣IC網 > PDF目錄384013 > TMC22191 (Fairchild Semiconductor Corporation) Digital Video Encoders(數字視頻編碼器) PDF資料下載
參數資料
| 型號： | TMC22191 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Digital Video Encoders(數字視頻編碼器) |
| 中文描述： | 數字視頻編碼器（數字視頻編碼器） |
| 文件頁數： | 8/60頁 |
| 文件大?。?/td> | 293K |
| 代理商： | TMC22191 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
TMC22091/TMC22191
PRODUCT SPECIFICATION
8
OL
4-0
29, 48-51 97, 22-25
TTL
Overlay Data Inputs (TMC22191 only).
30 of the 256
locations of the CLUT may be reserved for overlay operation.
These CLUT locations are directly accessed by five input pins,
OL
4-0
. OL
4-0
are entered into the TMC22191 on a pixel-by-
pixel basis and select which of the 30 overlay colors is to be
encoded. When all five OL
4-0
inputs are LOW, no overlay
occurs.
CLUT Bypass Control (TMC22191 only).
When BYPASS is
HIGH, the CLUT is in the pixel data path within the TMC22191.
When BYPASS is LOW, pixel data bypasses the CLUT.
BYPASS is active only for certain modes of the Layering
Control Register (LCR) when the Format Control Register bit 6
is HIGH.
BYPASS
28
96
TTL
Genlock Interface
GHSYNC
83
64
CMOS
Genlock Horizontal Sync.
In Genlock mode, the TMC22x91
will start a new horizontal line (blank-to-sync-edge transition)
with each falling edge of GHSYNC. In non-genlock modes, the
TMC22x91 ignores GHSYNC. The internal pixel clock, PCK, is
aligned with the falling edge of VHSYNC or GHSYNC (Genlock
mode).
Genlock Vertical Sync.
In Genlock mode, the TMC22x91 will
start a new vertical sync sequence at line 1 field 1 whenever
GVSYNC and GHSYNC are coincident such that they are
clocked into the TMC22x91 on the same rising edge of PXCK.
If GVSYNC falls at any other time, the TMC22x91 will assume
that this marks the start of field 2, and will ignore it (in odd-field
sync mode) or (in all-field sync mode) respond by generating a
single vertical sync pulse, followed by 2 (PAL) or 2.5 (NTSC)
lines of vertical sync, keyed to the next falling edge on
GHSYNC. See Interface Control Register bit 0 for odd-field and
all-field operation.
Composite Video Inputs.
The encoder receives digitized
video, subcarrier phase, and subcarrier frequency over this 8-
bit bus at the PCK rate. This data may be provided by the
companion TMC22071 Genlocking Video Digitizer. In Genlock
mode, the TMC22x91 expects subcarrier phase and frequency
data during each line’s horizontal sync interval, as well as video
data when keying is engaged, transferred at the PCK rate.
GVSYNC
82
63
CMOS
CVBS
7-0
44-47, 84,
1-3
18-21,
65-68
TTL
Microprocessor Interface
D
7-0
14-21
82-89
TTL
Data I/O Port.
All control parameters are loaded into and read
back over this 8-bit port. For digital testing, the five lower bits
can also serve as a two-cycle 10-bit data output port. For D/A
converter testing, it can be used as a 10-bit two-cycle input
port, facilitating, for example, ramp-based D/A converter
linearity tests.
μ
Proc Port Controls.
As in a RAMDAC, this control governs
whether the microprocessor interface selects a table address
or reads/writes table contents. It also governs setting and
verification of the TMC22x91’s internal operating modes, also
over port D
7-0
.
A
1-0
8-9
74-75
TTL
Pin Descriptions
(continued)
Pin Name
Pin Number
84-Lead
PLCC
Value
Pin Function Description
100-Lead
MQFP
相關PDF資料 |
PDF描述 |
|---|---|
| TMC2242A | Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz |
| TMC2242BKTC | Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz |
| TMC2242BKTC1 | Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz |
| TMC2242BKTC2 | Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz |
| TMC2242AR2C1 | Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TMC22191KHC | 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC22191R0C | 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC22191R0CT | 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC222 | 制造商:Trinamic 功能描述:IC SM WITH I2C INTERFACE |
| TMC2220G8A | 制造商:Fairchild Semiconductor Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。