- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98259 > TLV5624ID (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 8-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV5624ID |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| 封裝： | GREEN, PLASTIC, MS-012AA, SOIC-8 |
| 文件頁(yè)數(shù)： | 19/22頁(yè) |
| 文件大?。?/td> | 571K |
| 代理商： | TLV5624ID |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
TLV5624
2.7V TO 5.5V LOW POWER 8BIT DIGITALTOANALOG
CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN
SLAS235B JULY 1999 REVISED APRIL 2004
6
WWW.TI.COM
digital input timing requirements
MIN
NOM
MAX
UNIT
tsu(CSFS)
Setup time, CS low before FS falling edge
10
ns
tsu(FS-CK)
Setup time, FS low before first negative SCLK edge
8
ns
tsu(C16-FS)
Setup time, 16th negative SCLK edge after FS low on which bit D0 is sampled before rising
edge of FS
10
ns
tsu(C16-CS)
Setup time, 16th positive SCLK edge (first positive after D0 is sampled) before CS rising
edge. If FS is used instead of 16th positive edge to update DAC, then setup time between
FS rising edge and CS rising edge.
10
ns
twH
SCLK pulse duration high
25
ns
twL
SCLK pulse duration low
25
ns
tsu(D)
Setup time, data ready before SCLK falling edge
8
ns
tH(D)
Hold time, data held valid after SCLK falling edge
5
ns
twH(FS)
FS pulse duration high
25
ns
PARAMETER MEASUREMENT INFORMATION
twL
SCLK
CS
DIN
FS
D15
D14
D13
D12
D1
D0
X
1
X
2
3
4
5 15
16
X
twH
tsu(D) th(D)
tsu(CS-FS)
twH(FS)
tsu(FS-CK)
tsu(C16-FS)
tsu(C16-CS)
Figure 1. Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5624CDR | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5624IDGKR | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5624IDR | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5624IDGKG4 | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5624CDG4 | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 8-BIT DAC, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5624IDG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 1.0-3.5us DAC Serial Out RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5624IDGK | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8bit DAC w/Pwr D RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5624IDGKG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 1.0-3.5us DAC Serial Out RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5624IDGKR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 1.0-3.5us DAC Serial Out RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5624IDGKRG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 1.0-3.5us DAC Serial Out RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。