參數(shù)資料
型號: TLV5620IDR
廠商: TEXAS INSTRUMENTS INC
元件分類: DAC
英文描述: SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO14
封裝: GREEN, PLASTIC, SOIC-14
文件頁數(shù): 8/14頁
文件大?。?/td> 180K
代理商: TLV5620IDR
TLV5620C, TLV5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS110B – JANUARY 1995 – REVISED APRIL 1997
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detailed description
The TLV5620 is implemented using four resistor-string DACs. The core of each DAC is a single resistor with
256 taps, corresponding to the 256 possible codes listed in Table 1. One end of each resistor string is connected
to GND and the other end is fed from the output of the reference input buffer. Monotonicity is maintained by use
of the resistor strings. Linearity depends upon the matching of the resistor segments and upon the performance
of the output buffer. Since the inputs are buffered, the DACs always presents a high-impedance load to the
reference source.
Each DAC output is buffered by a configurable-gain output amplifier, which can be programmed to times 1 or
times 2 gain.
On power up, the DACs are reset to CODE 0.
Each output voltage is given by:
V
O
(DACA|B|C|D)
+ REF
CODE
256
(1
) RNG bit value)
where CODE is in the range 0 to 255 and the range (RNG) bit is a 0 or 1 within the serial control word.
Table 1. Ideal Output Transfer
D7
D6
D5
D4
D3
D2
D1
D0
OUTPUT VOLTAGE
0
GND
0
0000001
(1/256)
× REF (1+RNG)
0
1111111
(127/256)
× REF (1+RNG)
1
0000000
(128/256)
× REF (1+RNG)
1
(255/256)
× REF (1+RNG)
data interface
With LOAD high, data is clocked into the DATA terminal on each falling edge of CLK. Once all data bits have
been clocked in, LOAD is pulsed low to transfer the data from the serial input register to the selected DAC as
shown in Figure 1. When LDAC is low, the selected DAC output voltage is updated when LOAD goes low. When
LDAC is high during serial programming, the new value is stored within the device and can be transferred to
the DAC output at a later time by pulsing LDAC low as shown in Figure 2. Data is entered MSB first. Data
transfers using two 8-clock-cycle periods are shown in Figures 3 and 4.
Table 2 lists the A1 and A0 bits and the selection of the updated DACs. The RNG bit controls the DAC output
range. When RNG = low, the output range is between the applied reference voltage and GND, and when
RNG = high, the range is between twice the applied reference voltage and GND.
Table 2. Serial Input Decode
A1
A0
DAC UPDATED
0
DACA
0
1
DACB
1
0
DACC
1
DACD
相關(guān)PDF資料
PDF描述
TLV5620ID SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO14
TLV5620CDR SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDSO14
TLV5620INE4 SERIAL INPUT LOADING, 10 us SETTLING TIME, 8-BIT DAC, PDIP14
TLV5621EDRG4 SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14
TLV5621ID SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV5620IDRG4 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 10 us DAC Serial In Quad DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5620IN 功能描述:數(shù)模轉(zhuǎn)換器- DAC Quad 8bit DigitAL/AN RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5620INE4 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 10 us DAC Serial In Quad DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLV5621 制造商:TI 制造商全稱:Texas Instruments 功能描述:LOW-POWER QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTER
TLV5621ED 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8bit DAC 4Chl RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube