- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384010 > TLV5592D (Texas Instruments, Inc.) 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET PDF資料下載
參數(shù)資料
| 型號： | TLV5592D |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET |
| 中文描述： | 2位模擬數(shù)字轉換器對于Flex尋呼機芯片組 |
| 文件頁數(shù)： | 11/15頁 |
| 文件大?。?/td> | 208K |
| 代理商： | TLV5592D |
TLV5592
2-BIT ANALOG-TO-DIGITAL CONVERTER
FOR FLEX PAGER CHIPSET
SLAS145A – JUNE1996 – REVISED DECEMBER 1997
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
fast track mode attack and decay times
The attack rate is calculated equal to [V
DD
×
f
(CLK)
×
4] / 256 / (TRACKINH duty cycle). So the peak and valley
counter is incremented or decremented by a count of 4 on every clock cycle when the input signal amplitude
is greater than or less than the peak and valley DAC output voltage.
The decay rate is calculated equal to [V
DD
×
f
(CLK)
×
8] / 256 / (TRACKINH duty cycle). So the peak and valley
counter is decrement or increment by 8 on every clock cycle when the input signal amplitude is less than or
greater than the peak and valley DAC output voltage.
When the device is in fast track mode, the decay counter is reset to 1.
The attack and decay times for a V
DD
supply variation of 1.8 V to 2.5 V and a fixed clock input of 38.4 kHz are
given in Table 5.
Table 5. Fast Track Mode Attack and Decay Times
DESCRIPTION
CONDITIONS
MIN
MAX
UNIT
Attack rate (ATTR)
TRACKINH = Low
1620
1980
mV/ms
Decay rate (DECR)
TRACKINH = Low
3240
3960
mV/ms
hold mode
In hold mode the peak and valley counters are disabled from counting when either attack or decay enable
signals are present. There is no change to the peak and valley DAC output voltages in this mode.
When the device is in hold mode, the decay counter is reset to 1.
off mode
In off mode, the peak and valley counters are disabled from counting, and the device is set to low-power standby
mode. Both peak and valley voltages float to the V
DD
voltage as the resistor string element within the DAC
structure is isolated from the ground (GND) supply to conserve power. When the off state is released, the peak
and valley voltages return to the previously set values.
When the device is in off mode, the decay counter is reset to 1.
相關PDF資料 |
PDF描述 |
|---|---|
| TLV5604D | 2.7-V TO 5.5-V 10-BIT 3-mS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5604PW | 2.7-V TO 5.5-V 10-BIT 3-mS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5606D | 2.7 V TO 5.5 V LOW POWER 10-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5606DGK | 2.7 V TO 5.5 V LOW POWER 10-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5613DW | 2.7 V TO 5.5 V 12-BIT PARALLEL DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5592ED | 制造商:Texas Instruments 功能描述: |
| TLV5592EDR | 制造商:Texas Instruments 功能描述: |
| TLV5592EPWR | 制造商:Texas Instruments 功能描述:1.8 VOLT 2-BIT FLOATING ADC FOR FLEX PAGER CHIPSET - Tape and Reel |
| TLV5593VF | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:5593VF |
| TLV5604 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7-V TO 5.5-V 10-BIT 3-mS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
發(fā)布緊急采購，3分鐘左右您將得到回復。