- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384010 > TLV5535PW (Texas Instruments, Inc.) 8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號： | TLV5535PW |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER |
| 中文描述： | 8位，35 MSPS的，低功耗模擬數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 7/32頁 |
| 文件大?。?/td> | 535K |
| 代理商： | TLV5535PW |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
TLV5535
8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER
SLAS221 – JUNE 1999
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating conditions, f
CLK
= 35 MSPS, external
voltage references (unless otherwise noted) (continued)
timing requirements
PARAMETER
TEST CONDITIONS
MIN
35
TYP
MAX
UNIT
MHz
fCLK
Maximum conversion rate
Minimum conversion rate
10
kHz
td(o)
th(o)
Output delay time (see Figure 1)
CL = 10 pF,
CL = 2 pF,
See Notes 5 and 6
9
ns
Output hold time
See Note 5
2
ns
td(pipe)
Pipeline delay time (latency)
See Note 6
4.5
4.5
4.5
CLK
cycles
td(a)
tj(a)
tdis
ten
NOTES:
Aperture delay time
3
ns
Aperture jitter
See Note 5
1.5
ps, rms
Disable time, OE rising to Hi-Z
Enable time, OE falling to valid data
5
5
8
8
ns
ns
5. Output timing td(o) is measured from the 1.5 V level of the CLK input falling edge to the 10%/90% level of the digital output. The digital
output load is not higher than 10 pF.
Output hold time th(o) is measured from the 1.5 V level of the CLK input falling edge to the 10%/90% level of the digital output. The
digital output is load is not less than 2 pF.
Aperture delay td(A) is measured from the 1.5 V level of the CLK input to the actual sampling instant.
The OE signal is asynchronous.
OE timing tdis is measured from the VIH(MIN) level of OE to the high-impedance state of the output data. The digital output load is
not higher than 10 pF.
OE timing ten is measured from the VIL(MAX) level of OE to the instant when the output data reaches VOH(min) or VOL(max) output
levels. The digital output load is not higher than 10 pF.
6. The number of clock cycles between conversion initiation on an input sample and the corresponding output data being made
available from the ADC pipeline. Once the data pipeline is full, new valid output data is provided on every clock cycle. In order to
know when data is stable on the output pins, the output delay time td(o) (i.e., the delay time through the digital output buffers) needs
to be added to the pipeline latency. Note that since the max td(o) is more than 1/2 clock period at 35 MHz, data cannot be reliably
clocked in on a rising edge of CLK at this speed. The falling edge should be used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5580DW | 8-BIT, 80 MSPS LOW-POWER A/D CONVERTER |
| TLV5580PW | 8-BIT, 80 MSPS LOW-POWER A/D CONVERTER |
| TLV5592 | 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET |
| TLV5592D | 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET |
| TLV5604D | 2.7-V TO 5.5-V 10-BIT 3-mS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5535-Q1 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER |
| TLV5580 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-BIT, 80 MSPS LOW-POWER A/D CONVERTER |
| TLV5580CDW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8 BIT, 80 MSPS LOW-POWER ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV5580CDWG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8Bit 80MSPS 1-Ch High Ch Band Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV5580CDWR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8Bit 80MSPS 1-Ch High Ch Band Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。