
TLV320AIC27
STEREO AUDIO CODEC
SLAS253A – MARCH 2000 – REVISED SEPTEMBER 2000
41
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
GPIO pins and I2S (continued)
Table 22. Connection to External I2S DACs
TLV320AIC27 CONNECTION
I2S DAC CONNECTION
BITCLK
SCLK
BITCLK
BLCK
Pin 48 – GPIO3
LRCLK
Pin 43 – GPIO1 (LFE/center data in ID00)
SDATA on external DAC
Pin 44 – GPIO2 (surround data in ID00)
SDATA on other external DAC
FORMAT pin – connect for I2S mode
DEEMPH (if provided) – disable
Configuration of these pins as GPIO is explained in the control interface description.
modem mode
In modem mode, the modem Tx data is mapped onto the rear DACs. Rear DAC sample rates are set by the
modem’s Tx sample rate register 40h. Extended modem capability register 3Ch indicates that line1 is
supported.
modem mode features
D Vendor ID reads back TXN4
D Headphone channel flagged as not supported (bit ID4 in register 00h)
D Four channels of DAC and two of ADC conversion available, with all recommended audio and modem
sample rates supported via the audio sample rate registers 2Ch (front DACs), 40h (rear DACs), and 32h
(ADCs in audio mode).
D ADC samples are outputted onto both audio slots 3 and 4 and also onto line2/1 slots 10 and 5, respectively.
D Line1 Tx modem data is mapped onto the rear DACs as data and as inverted data, so that the pair of rear
DACs produce a differential Tx modem data output.
D Right audio ADC changes to use line1 sample rate 40h when input mix selects PHONE as its IP.
D The additional vendor-specific mode DLM is available via bit DLM in register 5Ah. Setting this bit provides
support for line2 as well as line1 slots. Rear DACs are mapped onto line1 and line2 Tx modem data slots,
and ADC left and right outputs are mapped both onto normal audio slots 3 and 4 and also onto the line1
and line2 Rx modem data slots. Modem rate register 40h is used for both DACs, and the ADC’s use their
normal sample rate registers (that is, audio registers), unless right channel is selected as PHONE, in which
case they too use register 40h.
D If DLM bit is set in register 5Ah, then line1 Tx data is mapped onto the rear left DAC, and Line2 Tx data is
mapped onto the rear right DAC. Both rear DACs use the same sample rate from register 40h (if 42h is
written to, 40h will be updated instead).
D The left ADC always uses the normal ADC audio rate register, except when RPHONE is selected in DLM
mode, in which case it uses 40h.
D GPIO capability supporting GPIO (11 to 13) flagged as supported
D Master/slave ID0/1 supported, with automatic remapping of the rear or LFE/center DAC slot data onto the
front DACs when ID 10 or 11 is selected.
D Headphone/line level output pins 39 and 41 used to output the rear DAC signals, with volume controlled
from register 04h. Rear mixer PGA is fixed in mute condition.
D 3D-stereo enhancement supported