參數(shù)資料
型號(hào): TLE6220GP
廠商: INFINEON TECHNOLOGIES AG
英文描述: Smart Quad Low-Side Switch
中文描述: 智能四低邊開關(guān)
文件頁(yè)數(shù): 7/17頁(yè)
文件大?。?/td> 739K
代理商: TLE6220GP
Data Sheet TLE 6220 GP
V1.1
Page
26.Aug. 2002
7
SCLK
- Serial Clock. The system clock pin clocks the internal shift register of the TLE
6220 GP. The serial input (SI) accepts data into the input shift register on the falling edge of
SCLK while the serial output (SO) shifts diagnostic information out of the shift register on the
rising edge of serial clock. It is essential that the SCLK pin is in a logic low state whenever
chip select
CS
makes any transition.
SI
- Serial Input. Serial data bits are shifted in at this pin, the most significant bit first. SI infor-
mation is read in on the falling edge of SCLK. Input data is latched in the shift register and
then transferred to the control buffer of the output stages.
The input data consists of one byte, made up of four control bits and four data bits. The con-
trol word is used to program the device, to operate it in a certain mode as well as providing
diagnostic information (see page 11). The four data bits contain the input information for the
four channels, and are high active.
SO
- Serial Output. Diagnostic data bits are shifted out serially at this pin, the most significant
bit first. SO is in a high impedance state until the
CS
pin goes to a logic low state. New diag-
nostic data will appear at the SO pin following the rising edge of SCLK.
RESET
- Reset pin. If the reset pin is in a logic low state, it clears the SPI shift register and
switches all outputs OFF. An internal pull-up structure is provided on chip. As long as the reset
pin is low the device is in low quiescent current mode and the supply current is reduced to typ.
20μA.
Output Stage Control
The four outputs of the TLE 6220 GP can either be controlled in parallel (IN1...IN4), or via the
Serial Peripheral Interface (SPI).
Parallel Control
A Boolean operation (either AND or OR) is performed on each of the parallel inputs and re-
spective SPI data bits, in order to determine the states of the respective outputs. The type of
Boolean operation performed is programmed via the serial interface.
The parallel inputs are high or low active depending on the PRG pin. If the parallel input pins
are not connected (independent of high or low activity) it is guaranteed that the outputs 1 to 4
are switched OFF. PRG pin itself is internally pulled up when it is not connected.
PRG
- Program pin.
PRG = High (
V
S
): Parallel inputs Channel 1 to 4 are high active
PRG = Low (GND): Parallel inputs Channel 1 to 4 are low active.
相關(guān)PDF資料
PDF描述
TLE6225 Smart Quad Low-Side Switch
TLE6225G Smart Quad Low-Side Switch
TLE6236G Smart Octal Low-Side Switch
TLE6240GP Smart 16-fold Low-Side Switch
TLE6254-2G Fault Tolerant Differential CAN-Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLE6220GP_07 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Smart Quad Low-Side Switch Short Circuit Protection
TLE6220GP_09 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Smart Quad Low-Side Switch
TLE6220GPAUMA1 制造商:Infineon Technologies AG 功能描述:SP000308873
TLE6220GPAUMA2 制造商:Infineon Technologies AG 功能描述:Power Switch Lo Side 3A 20-Pin DSO EP 制造商:Infineon Technologies AG 功能描述:ENGINECONTROL_IC - Tape and Reel 制造商:Infineon Technologies AG 功能描述:IC SW SMART QUAD LOSIDE DSO-20
TLE6220GPNT 制造商:Infineon Technologies AG 功能描述:Power Switch Lo Side 3A 20-Pin DSO EP