- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98242 > TLC5602MJB (TEXAS INSTRUMENTS INC) PARALLEL, 8 BITS INPUT LOADING, 0.03 us SETTLING TIME, 8-BIT DAC, CDIP20 PDF資料下載
參數(shù)資料
| 型號： | TLC5602MJB |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | PARALLEL, 8 BITS INPUT LOADING, 0.03 us SETTLING TIME, 8-BIT DAC, CDIP20 |
| 封裝： | CERAMIC, DIP-20 |
| 文件頁數(shù)： | 11/12頁 |
| 文件大小： | 292K |
| 代理商： | TLC5602MJB |
TLC5602C, TLC5602M
VIDEO 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS023D – FEBRUARY 1989 – REVISED JANUARY 2002
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
The following design recommendations benefit the TLC5602 user:
D Physically separate and shield external analog and digital circuitry as much as possible to reduce system
noise.
D Use RF breadboarding or RF printed-circuit-board (PCB) techniques throughout the evaluation and
production process.
D Since ANLG GND and DGTL GND are not connected internally, these terminals need to be connected
externally. With breadboards, these ground lines should connect to the power-supply ground through
separate leads with proper supply bypassing. A good method is to use a separate twisted pair for the analog
and digital supply lines to minimize noise pickup.
Use wide ground leads or a ground plane on the PCB layouts to minimize parasitic inductance and
resistance. The ground plane is the better choice for noise reduction.
D ANLG VDD and DGTL VDD are also separated internally, so they must connect externally. These external
PCB leads should also be made as wide as possible. Place a ferrite bead or equivalent inductance in series
with ANLG VDD and the decoupling capacitor as close to the device terminals as possible before the ANLG
VDD and DGTL VDD leads are connected together on the board.
D Decouple ANLG VDD to ANLG GND and DGTL VDD to DGTL GND with a 1-F and 0.01-F capacitor,
respectively, as close as possible to the appropriate device terminals. A ceramic chip capacitor is
recommended for the 0.01-
F capacitor.
D Connect the phase compensation capacitor between COMP and ANLG GND with as short a lead-in as
possible.
D The no-connection (NC) terminals on the small-outline package should be connected to ANLG GND.
D Shield ANLG VDD, ANLG GND, and A OUT from the high-frequency terminals CLK and D7–D0. Place
ANLG GND traces on both sides of the A OUT trace on the PCB.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC5615IDGKRG4 | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLC5615IDR | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLC5615CP | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 10-BIT DAC, PDIP8 |
| TLC5615CD | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TLC5615ID | SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 10-BIT DAC, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC5615 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC56151P | 制造商:Texas Instruments 功能描述: |
| TLC5615C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC5615C_07 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT DIGITAL-TO-ANALOG CONVERTERS |
| TLC5615CD | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10bit DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。