- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384982 > TLC34075-85 (Texas Instruments, Inc.) Video Interface Palette PDF資料下載
參數(shù)資料
| 型號： | TLC34075-85 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Video Interface Palette |
| 中文描述： | 視頻接口面板 |
| 文件頁數(shù)： | 28/52頁 |
| 文件大小： | 284K |
| 代理商： | TLC34075-85 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
2
–
16
During special nibble mode, the input mux circuit latches all 8-bit inputs but only passes on the specified
nibble. The specified nibble is stored in the 4 LSBs of the next register pipe after the input latch, and the
4 MSBs are zeroed in that register. The register pipe contents are then passed to the read mask block. With
this structure, the palette page register still functions normally, providing good flexibility to users.
If the general control register bit 3 = 0 and bit 2 = 0, both split shift register transfers and special nibble mode
are disabled and the SFLAG/NFLAG input is ignored.
Sampled
BLANK
LOAD
Input
SFLAG/NFLAG
of Pixel Data
Latch First Group
of Pixel Data
Latch Last Group
Valid
Don
’
t Care
Valid
(at its input pin)
Last Group of Pixel Data
SCLK
PIXEL DATA
BLANK
VCLK
CAUTION:
If the data is not held valid until SCLK and BLANK both go low, the last few pixels could be missed.
Setup time to next VCLK falling edge after BLANK high (must be met, otherwise the first pixel data
could be missed).
Group
2nd
Group
1st
Group
4th
Group
3rd
Group
5th
Figure 12. SFLAG/NFLAG Timing in Special Nibble Mode
2.10
MUXOUT is a TTL-compatible output. It is software programmable and is used to control external devices.
Its typical application is to select the HSYNC and VSYNC inputs between the VGA pass-through mode and
the normal modes (see Section 2.8). This output is driven low at power-up or when VGA pass-through mode
is selected; at any other time it can be programmed to the desired polarity via general control register bit
7.
MUXOUT Output
2.11
The general control register is used to control HSYNC and VSYNC polarity, split shift register transfer
enabling, special nibble mode, sync control, the ones accumulation clock source, and the VGA
pass-through indicator. The bit field definitions are as follows:
General Control Register
相關PDF資料 |
PDF描述 |
|---|---|
| TLC352MFK | LinCMOSE DUAL DIFFERENTIAL COMPARATOR |
| TLC352MJG | LinCMOSE DUAL DIFFERENTIAL COMPARATOR |
| TLC363C20V8 | TRIPLE LOW CAPACITANCE MOUNT ZENER DIODE ARRAY |
| TLC363C | TRIPLE LOW CAPACITANCE MOUNT ZENER DIODE ARRAY |
| TLC363C5V5 | TRIPLE LOW CAPACITANCE MOUNT ZENER DIODE ARRAY |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLC34075-85AFN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC3407585FN | 制造商:TI 功能描述:* |
| TLC34075A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette Data Manual |
| TLC34076 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
| TLC34076-135FN | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。