參數(shù)資料
型號(hào)： TLC320AD58C
廠商： Texas Instruments, Inc.
英文描述： Sigma-Delta Stereo Analog-to-Digital Converter
中文描述： Σ-Δ立體聲模擬數(shù)字轉(zhuǎn)換器
文件頁(yè)數(shù)： 9/27頁(yè)
文件大?。?/td> 178K
代理商： TLC320AD58C
2–1
2 Detailed Description
The sigma-delta converter allows for simple antialias external filtering. Typically, a first order RC filter is
sufficient.
2.1
2.1.1
The power-down state is comprised of a separate digital and analog power down. The power consumption
of each is detailed in the electrical characteristics section.
Power-Down and Reset Functions
Power Down
The digital power-down mode shuts down the digital filters and clock generators. All digital outputs are set
to an unasserted level. When the digital power-down terminal is pulled high, normal operation of the device
is initiated. In slave mode, the conversion process must synchronize to an input on the LRClk terminal as
well as the SCLK terminal. Therefore, the conversion process is not initiated until the first rising edges of
both SCLK and LRClk are detected after DigPD is pulled high. This synchronizes the conversion cycle; all
conversions are performed at a fixed LRClk rate [MCLK/256 (CMODE low) or MCLK/384 (CMODE high)]
after the initial synchronization. After the digital power-down terminal is brought high, the output of the digital
filters remains invalid for 50 LRClk cycles [see Figures 2–1(a) and 2–1(b)].
In master mode, LRClk is an output; therefore, the conversion process initiates based on internal timing.
The first valid data out occurs as shown in Figure 2–1(c).
The analog power-down mode disables the analog modulators. The single-bit modulator outputs become
invalid which renders the outputs of the digital filters invalid. When the analog power-down terminal is
brought high, the modulators are brought back online; however, the outputs of the digital filters require 50
LRClk cycles for valid results.
2.1.2
The conversion process is not initiated until the first rising edges of both SCLK and LRClk are detected after
DigPD is pulled high. This synchronizes the conversion cycle; all conversions are performed at a fixed LRClk
rate [MCLK/256 (CMODE low) or MCLK/384 (CMODE high)] after the initial synchronization.
Reset Function
相關(guān)PDF資料
PDF描述
TLC320AD75C 20-Bit Sigma-Delta Stereo ADA Circuit
TLC320AD77C 24-BIT 96 kHz STEREO AUDIO CODEC
TLC320AD80C Audio Processor Subsystem
TLC320AD81CDBT Stereo Audio Digital Equalizer DC
TLC320AD81C Stereo Audio Digital Equalizer DC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC320AD58CDW 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter
TLC320AD58CDWR 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter
TLC320AD75 制造商:TI 制造商全稱:Texas Instruments 功能描述:20-Bit Sigma-Delta Stereo ADA Circuit
TLC320AD75C 制造商:TI 制造商全稱:Texas Instruments 功能描述:20-Bit Sigma-Delta Stereo ADA Circuit
TLC320AD75CDL 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*