- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384004 > TLC320AD56C (Texas Instruments, Inc.) Sigma-Delta Analog Interface Circuit PDF資料下載
參數(shù)資料
| 型號(hào)： | TLC320AD56C |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Sigma-Delta Analog Interface Circuit |
| 中文描述： | sigma - delta模擬接口電路 |
| 文件頁(yè)數(shù)： | 39/43頁(yè) |
| 文件大?。?/td> | 240K |
| 代理商： | TLC320AD56C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)
A–1
Appendix A
Register Set
Bits D12 through D8 in a secondary serial communication comprise the address of the register that is written
with the data carried in D7 through D0. D13 determines a read or write cycle to the addressed register. When
low, a write cycle is selected.
Table A–1 shows the register map.
Table A–1. Data and Control Registers
REGISTER NO.
BITS
REGISTER NAME
D15
D14
D13
D12
D11
D10
D9
D8
0
0
0
0
0
0
0
0
0
No operation
1
0
0
0
0
0
0
0
1
Control 1
2
0
0
0
0
0
0
1
0
Control 2
Table A–2. Control 1 Register
BITS
D4
–
DESCRIPTION
D7
D6
D5
D3
D2
D1
D0
1
–
–
–
–
–
–
Software reset
0
–
–
–
–
–
–
–
Software reset not asserted
–
1
–
–
–
–
–
–
Software power down (analog and filters)
–
0
–
–
–
–
–
–
Software power down (not asserted)
–
–
1
–
–
–
–
–
Select AUXP and AUXM
–
–
0
–
–
–
–
–
Select INP and INM
–
–
–
0
–
–
–
–
Select INP and INM for monitor
–
–
–
1
–
–
–
–
Select AUXP and AUXM for monitor
–
–
–
–
1
1
–
–
Monitor amp gain = –18 dB (see Note B)
–
–
–
–
1
0
–
–
Monitor amp gain = –8 dB (see Note B)
–
–
–
–
0
1
–
–
Monitor amp gain = 0 dB (see Note B)
–
–
–
–
0
0
–
–
Monitor amp mute
–
–
–
–
–
–
1
–
Digital loopback asserted
–
–
–
–
–
–
0
–
Digital loopback not asserted
–
–
–
–
–
–
–
1
16-bit mode (hardware secondary requests)
–
–
–
–
–
–
–
0
Not 16-bit mode (software secondary requests)
NOTES: A. Default value: 00000000
B. These gains are for a single-ended input. The gain is 6 dB lower with a differential input.
The software reset is a one-shot operation and this bit is cleared to 0 after reset. It is not necessary to write
a zero to end the master reset operation. Writing 0s to the reserved bits is suggested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| tlc320ad56c | Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口電路) |
| TLC320AD57(中文) | Sigma-Delta Analog Interface Circuit(Sigma-Delta立體聲音頻ADC) |
| TLC320AD57C | Sigma-Delta Stereo Analog-to-Digital Converter |
| TLC320AD58(中文) | Sigma-Delta Analog Interface Circuit(Sigma-Delta立體聲音頻ADC) |
| TLC320AD58C | Sigma-Delta Stereo Analog-to-Digital Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD56CFN | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD56CPT | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD57 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter |
| TLC320AD57C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter |
| TLC320AD57CDW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。