- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383953 > TLC32046M (Texas Instruments, Inc.) Wide-Band Analog Interface Circuit PDF資料下載
參數(shù)資料
| 型號： | TLC32046M |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Wide-Band Analog Interface Circuit |
| 中文描述： | 寬帶模擬接口電路 |
| 文件頁數(shù)： | 37/57頁 |
| 文件大?。?/td> | 297K |
| 代理商： | TLC32046M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
3–7
3.5.3
Serial Port – AIC Output Signals, C
L
= 30 pF for SHIFT CLK Output, C
L
= 15 pF
For All Other Outputs, TLC32046C and TLC32046I
PARAMETER
MIN
TYP
MAX
UNIT
tc(SCLK)
tf(SCLK)
tr(SCLK)
Shift clock (SCLK) cycle time
380
ns
Shift clock (SCLK) fall time
3
8
ns
Shift clock (SCLK) rise time
3
8
ns
Shift clock (SCLK) duty cycle
Delay from SCLK
↑
to FSR/FSX/FSD
↓
Delay from SCLK
↑
to FSR/FSX/FSD
↑
DR valid after SCLK
↑
Delay from SCLK
↑
to EODX/EODR
↓
in word mode
Delay from SCLK
↑
to EODX/EODR
↑
in word mode
EODX fall time
45%
55%
td(CH-FL)
td(CH-FH)
td(CH-DR)
td(CH-EL)
td(CH-EH)
tf(EODX)
tf(EODR)
td(CH-EL)
td(CH-EH)
td(MH-SL)
td(MH-SH)
Typical values are at TA = 25
°
C.
3.5.4
Serial Port – AIC Output Signals, C
L
= 30 pF for SHIFT CLK Output, C
L
= 15 pF
For All Other Outputs, TLC32046M
30
ns
35
90
ns
90
ns
90
ns
90
ns
2
8
ns
EODR fall time
Delay from SCLK
↑
to EODX/EODR
↓
in byte mode
Delay from SCLK
↑
to EODX/EODR
↑
in byte mode
Delay from MSTR CLK
↑
to SCLK
↓
Delay from MSTR CLK
↑
to SCLK
↑
2
8
ns
90
ns
90
ns
65
170
ns
65
170
ns
PARAMETER
MIN
TYP
MAX
UNIT
tc(SCLK)
tf(SCLK)
tr(SCLK)
Shift clock (SCLK) cycle time
400
ns
Shift clock (SCLK) fall time
3
ns
Shift clock (SCLK) rise time
3
ns
Shift clock (SCLK) duty cycle
Delay from SCLK
↑
to FSR/FSX/FSD
↓
Delay from SCLK
↑
to FSR/FSX/FSD
↑
DR valid after SCLK
↑
Delay from SCLK
↑
to EODX/EODR
↓
in word mode
Delay from SCLK
↑
to EODX/EODR
↑
in word mode
EODX fall time
45%
55%
td(CH-FL)
td(CH-FH)
td(CH-DR)
td(CH-EL)
td(CH-EH)
tf(EODX)
tf(EODR)
td(CH-EL)
td(CH-EH)
td(MH-SL)
td(MH-SH)
Typical values are at TA = 25
°
C.
30
250
ns
35
250
ns
250
ns
250
ns
250
ns
2
ns
EODR fall time
Delay from SCLK
↑
to EODX/EODR
↓
in byte mode
Delay from SCLK
↑
to EODX/EODR
↑
in byte mode
Delay from MSTR CLK
↑
to SCLK
↓
Delay from MSTR CLK
↑
to SCLK
↑
2
ns
250
ns
250
ns
65
170
ns
65
170
ns
相關PDF資料 |
PDF描述 |
|---|---|
| TLC320AC02C | RB Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 05V; Output Voltage (Vdc): 24V; Power: 1W; Low Cost 1W Converter; Power Sharing on Dual Output Version; Industry Standard Pinout; 1kVDC & 2kVDC Isolation Options; Optional Continuous Short Circuit Protected; UL94V-0 Package Material; Efficiency to 85% |
| TLC320AC01C | Single-Supply Analog Interface Circuit |
| TLC320AD50C | SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD50C-I | SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD50I | SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLC32047 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit |
| TLC32047C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit |
| TLC32047CFN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit |
| TLC32047CN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit |
| TLC32047I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復。