- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384981 > TLC1549M (Texas Instruments, Inc.) SCR DBL LOSCR 400V 160A INTAPAK PDF資料下載
參數(shù)資料
| 型號(hào)： | TLC1549M |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | SCR DBL LOSCR 400V 160A INTAPAK |
| 中文描述： | 10位模擬數(shù)字轉(zhuǎn)換器與串行控制 |
| 文件頁(yè)數(shù)： | 9/15頁(yè) |
| 文件大?。?/td> | 238K |
| 代理商： | TLC1549M |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
TLC1549C, TLC1549I, TLC1549M
10-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL
SLAS059C – DECEMBER 1992 – REVISED MARCH 1995
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
operating characteristics over recommended operating free-air temperature range,
V
CC
= V
ref+
= 4.5 V to 5.5 V, I/O CLOCK frequency = 2.1 MHz
PARAMETER
TEST CONDITIONS
MIN
MAX
±
1
±
1
±
1
±
1
UNIT
EL
EZS
EFS
Linearity error (see Note 6)
LSB
Zero-scale error (see Note 7)
See Note 2
LSB
Full-scale error (see Note 7)
See Note 2
LSB
Total unadjusted error (see Note 8)
LSB
μ
s
tconv
Conversion time
See Figures 6–10
21
tc
Total cycle time (access, sample, and conversion)
See Figures 6–10,
See Note 9
21
+10 I/O
CLOCK
periods
μ
s
tv
td(I/O-DATA)
tPZH, tPZL
tPHZ, tPLZ
tr(bus)
tf(bus)
Valid time, DATA OUT remains valid after I/O CLOCK
↓
Delay time, I/O CLOCK
↓
to DATA OUT valid
Enable time, CS
↓
to DATA OUT (MSB driven)
Disable time, CS
↑
to DATA OUT (high impedance)
Rise time, data bus
See Figure 5
10
ns
See Figure 5
240
ns
μ
s
ns
See Figure 3
1.3
See Figure 3
180
See Figure 5
300
ns
Fall time, data bus
Delay time, tenth I/O CLOCK
↓
to CS
↓
to abort conversion
(see Note10)
See Figure 5
300
ns
td(I/O-CS)
9
μ
s
NOTES:
2. Analog input voltages greater than that applied to REF+ convert as all ones (1111111111), while input voltages less than that applied
to REF– convert as all zeros (0000000000). The TLC1549 is functional with reference voltages down to 1 V (Vref+ – Vref–); however,
the electrical specifications are no longer applicable.
6. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.
7. Zero error is the difference between 0000000000 and the converted output for zero input voltage; full-scale error is the difference
between 1111111111 and the converted output for full-scale input voltage.
8. Total unadjusted error comprises linearity, zero, and full-scale errors.
9. I/O CLOCK period = 1/(I/O CLOCK frequency). Sampling begins on the falling edge of the third I/O CLOCK, continues for seven
I/O CLOCK periods, and ends on the falling edge of the 10th I/O CLOCK (see Figure 5).
10. Any transitions of CS are recognized as valid only if the level is maintained for a minimum of a setup time plus two falling edges of
the internal clock (1.425
μ
s) after the transition.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC1549MFK | 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL |
| TLC1549MJG | 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL |
| TLC1549C | 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL |
| TLC227X-EP | ADVANCED LINCMOS RAIL TO RAIL OPERATIONAL AMPLIFIERS |
| TLC227XA-EP | ADVANCED LINCMOS RAIL TO RAIL OPERATIONAL AMPLIFIERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC1549MFK | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL |
| TLC1549MJG | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL |
| TLC154D | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller Series |
| TLC154ED | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller Series |
| TLC154EP | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller Series |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。