
TLC1542EP, TLC1543EP
10BIT ANALOGTODIGITAL CONVERTERS WITH
SERIAL CONTROL AND 11 ANALOG INPUTS
SGLS152A JANUARY 2004 REVISED FEBRUARY 2006
10
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
operating characteristics over recommended operating free-air temperature range,
VCC = Vref+ = 4.5 V to 5.5 V, I/O CLOCK frequency = 2.1 MHz (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
EL
Linearity error (see Note 6)
TLC1542-EP
±0.5
LSB
EL
Linearity error (see Note 6)
TLC1543-EP
±1
LSB
EZS
Zero-scale error (see Note 7)
TLC1542-EP
See Note 2
±1
LSB
EZS
Zero-scale error (see Note 7)
TLC1543-EP
See Note 2
±1
LSB
EFS
Full-scale error (see Note 7)
TLC1542-EP
See Note 2
±1
LSB
EFS
Full-scale error (see Note 7)
TLC1543-EP
See Note 2
±1
LSB
Total unadjusted error (see Note 8)
TLC1542-EP
±1
LSB
Total unadjusted error (see Note 8)
TLC1543-EP
±1
LSB
ADDRESS = 1011
512
Self-test output code (see Table 3 and Note 9)
ADDRESS = 1100
0
Self-test output code (see Table 3 and Note 9)
ADDRESS = 1101
1023
tconv
Conversion time
See timing diagrams
21
s
tc
Total cycle time (access, sample, and conversion)
See timing diagrams
and Note 10
21
+10 I/O
CLOCK
periods
s
tacq
Channel acquisition time (sample)
See timing diagrams
and Note 10
6
I/O
CLOCK
periods
tv
Valid time, DATA OUT remains valid after I/O CLOCK
↓
See Figure 6
10
ns
td(I/O-DATA)
Delay time, I/O CLOCK
↓ to DATA OUT valid
See Figure 6
240
ns
td(I/O-EOC)
Delay time, tenth I/O CLOCK
↓ to EOC↓
See Figure 7
70
240
ns
td(EOC-DATA)
Delay time, EOC
↑ to DATA OUT (MSB)
See Figure 8
100
ns
tPZH, tPZL
Enable time, CS
↓ to DATA OUT (MSB driven)
See Figure 3
1.3
s
tPHZ, tPLZ
Disable time, CS
↑ to DATA OUT (high impedance)
See Figure 3
150
ns
tr(EOC)
Rise time, EOC
See Figure 8
300
ns
tf(EOC)
Fall time, EOC
See Figure 7
300
ns
tr(DATA)
Rise time, data bus
See Figure 6
300
ns
tf(DATA)
Fall time, data bus
See Figure 6
300
ns
td(I/O-CS)
Delay time, tenth I/O CLOCK
↓ to CS↓ to abort conversion
(see Note 11)
9
s
All typical values are at TA = 25°C.
NOTES:
6. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.
7. Zero-scale error is the difference between 0000000000 and the converted output for zero input voltage; full-scale error is the
difference between 1111111111 and the converted output for full-scale input voltage.
8. Total unadjusted error comprises linearity, zero-scale, and full-scale errors.
9. Both the input address and the output codes are expressed in positive logic.
10. I/O CLOCK period = 1/(I/O CLOCK frequency) (see Figure 6)
11. Any transitions of CS are recognized as valid only if the level is maintained for a setup time plus two falling edges of the internal clock
(1.425
s) after the transition.