參數(shù)資料
型號: THS8136PHPR
廠商: TEXAS INSTRUMENTS INC
元件分類: DAC
英文描述: PARALLEL, WORD INPUT LOADING, 0.015 us SETTLING TIME, 10-BIT DAC, PQFP48
封裝: PLASTIC, TQFP-48
文件頁數(shù): 12/18頁
文件大?。?/td> 377K
代理商: THS8136PHPR
www.ti.com
SLES236A – NOVEMBER 2008 – REVISED DECEMBER 2010
TERMINAL FUNCTIONS
TERMINAL
I/O
DESCRIPTION
NAME
NO.
AB
45
O
Analog blue current output, capable of directly driving a double terminated 75-
coaxial cable
AG
41
O
Analog green current output, capable of directly driving a double terminated 75-
coaxial cable
AR
43
O
Analog red current output, capable of directly driving a double terminated 75-
coaxial cable
AVDD
40, 44
I
Analog power supply (3.3 V). All AVDD pins must be connected.
AVSS
42, 46
I
Analog ground
SYNC
24
I
Sync insertion input. Active low. When asserted, the G output is forced to the bottom sync tip level.
Connect to DVSS (GND) or logic low to enable bi-level sync insertion. Connect to DVDD (1.8 V) or logic high
SYNC-T
25
I
for generic DAC applications not requiring sync insertion.
Connect to DVSS (GND) or logic 0 for RGB blanking level operation. Connect to the SYNC control input for
M2
48
I
YPbPr video operation.
M1
47
I
Must be tied to DVSS (GND) or logic 0 for normal operation.
B0
10
B1
9
B2
8
B3
7
B4
6
Blue or (Pb) pixel data input. Signals with index 0 denote the least significant bit. Unused inputs should be
I
B5
5
connected to DVSS(GND).
B6
4
B7
3
B8
2
B9
1
Blanking control input, active low. A rising edge on CLK latches BLANK. When asserted, the AR, AG, and AB
BLANK
23
I
outputs are driven to the reference blanking level, regardless of the value on the data inputs.
CLK
26
I
Clock input. A rising edge on CLK latches R0–R9, G0–G9, B0–B9, and BLANK.
COMP
39
O
Compensation terminal. A 0.1-mF capacitor must be connected between COMP and AVDD.
DVDD
12
I
Digital power supply (1.8 V)
DVSS
11
I
Digital ground
Full-scale adjust control. The full-scale current drive on each of the output channels is determined by the
FSADJ
38
I
value of a resistor RFS connected between this terminal and AVSS. Figure 3 shows the relationship between
full-scale output voltage compliance and RFS for the nominal DAC termination of 37.5 .
G0
36
G1
35
G2
34
G3
33
G4
32
Green (or Y) pixel data input. Signals with index 0 denote the least significant bit. Unused inputs should be
I
G5
31
connected to DVSS(GND).
G6
30
G7
29
G8
28
G9
27
R0
13
R1
14
R2
15
R3
16
R4
17
Red (or Pr) pixel data input. Signals with index 0 denote the least significant bit. Unused inputs should be
I
R5
18
connected to DVSS(GND).
R6
19
R7
20
R8
21
R9
22
Voltage reference for DACs. An internal voltage reference of nominally 1.2 V is provided, which requires an
VREF
37
O
external 0.1-F ceramic capacitor between VREF and AVSS.
Copyright 2008–2010, Texas Instruments Incorporated
3
Product Folder Link(s): THS8136
相關PDF資料
PDF描述
THS8136IPHPRQ1 PARALLEL, WORD INPUT LOADING, 0.015 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8136IPHP PARALLEL, WORD INPUT LOADING, 0.015 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8136PHP PARALLEL, WORD INPUT LOADING, 0.015 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8200PFPG4 SPECIALTY CONSUMER CIRCUIT, PQFP80
THS8210PFP SPECIALTY CONSUMER CIRCUIT, PQFP80
相關代理商/技術參數(shù)
參數(shù)描述
THS8-14R-D 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES
THS8200 制造商:TI 制造商全稱:Texas Instruments 功能描述:ALL FORMAT OVERSAMPLED COMPONENT VIDEO/PC GRAPHICS D/A SYSTEM WITH THREE 11-BIT DACS,CGMS DATA INSERTION
THS8200-EP 制造商:TI 制造商全稱:Texas Instruments 功能描述:All-Format Oversampled Component Video/PC Graphics D/A System With Three 11-Bit DACs, CGMS Data Insertion
THS8200IPFP 制造商:TI 制造商全稱:Texas Instruments 功能描述:All-Format Oversampled Component Video/PC Graphics D/A System
THS8200IPFPEP 功能描述:數(shù)字化視頻/模擬轉換器集成電路 EP Triple 10B All Format Video DAC RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:3 輸出類型:Current 轉換速率:180 MSPs 分辨率:10 bit 接口類型:Parallel 電壓參考:Internal or External 積分非線性:- 2.5 LSB, 1.5 LSB 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:HTQFP 封裝:Tray