參數(shù)資料
型號： THS8083CPZP
廠商： TEXAS INSTRUMENTS INC
元件分類： 消費(fèi)家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝： POWER, THERMALLY ENHANCED, PLASTIC, TQFP-100
文件頁數(shù)： 7/61頁
文件大?。?/td> 266K
代理商： THS8083CPZP
2–1
2 Functional Description
2.1
Analog Channel
The THS8083 contains three identical analog channels that are independently programmable. Each channel consists
of a clamping circuit, a programmable gain amplifier, and an A/D converter.
2.2
Clamping Circuit
The purpose of clamping is to provide the input signal with a known dc-value. Typically, video signals will be
ac-coupled into the part. The signal needs to be level-shifted to fall in the reference voltage range (VREFB...VREFT)
of the A/D converter. By supplying a programmable clamp, the user can shift the input signal with respect to the A/D
range. This has the same effect as keeping the input signal constant and applying offset to both A/D reference
voltages while keeping the VREFT–VREFB difference equal. However, no external adjustments are needed with this
implementation.
For video, the clamping circuit can only be active during the non-active video portion of each line to avoid changes
in brightness along the line. Clamping is done during the horizontal blanking interval, either on the backporch of sync
or during the sync tip (in the case of a sync present on at least one of the video channels). If HS is carried on a separate
line, as is typically the case for PC graphics, clamping is done during blanking. When the Y or G input channel contains
an embedded sync, then alternatively clamping can be done during the sync-tip. This is not supported on the
THS8083, since it is expected that the input signal level during clamping, of which position and width are determined
by the clamp timing pulse (as shown later) corresponds to the blanking level. Since (for RGB type inputs) the blanking
level will correspond to a low output code of the A/D, it makes sense to center the clamp range around an A/D output
code of 0. The user can adjust this level up or down, symmetrically around 0. If the clamping is set such that the
blanking level corresponds to a level below 0, the A/D output is clipped at code 0.
CLP
VIN
Reference Level
PGA 1
PGA 2
ADC
8
6
Reference Level
Bottom/Mid
8
Offset
DAC
Clamp DAC
PGA Gain Control
Clamp Control
CC
Figure 2–1. Analog Channel Architecture
In the case of YUV input signals, blanking levels for U and V correspond to the mid-level analog input. To handle these
signals the clamping range should be centered on the mid-level output code of the A/D.
相關(guān)PDF資料
PDF描述
THS8133ACPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133BCPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133BCPHPG4 PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133CPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8134BCPHP PARALLEL, 8 BITS INPUT LOADING, 0.005 us SETTLING TIME, 8-BIT DAC, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
THS8083EVM 制造商:Texas Instruments 功能描述:THS8083EVM - Bulk
THS8083T 制造商:TI 制造商全稱:Texas Instruments 功能描述:Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL
THS8-10R-D 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES
THS8133 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION
THS8133_07 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*