參數(shù)資料
型號: THS1030IDWG4
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
封裝: GREEN, PLASTIC, SOIC-28
文件頁數(shù): 18/37頁
文件大?。?/td> 727K
代理商: THS1030IDWG4
THS1030
3V TO 5.5V, 10BIT, 30 MSPS
CMOS ANALOGTODIGITAL CONVERTER
SLAS243E NOVEMBER 1999 REVISED DECEMBER 2003
25
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
equivalent input resistance at AIN and ac-coupling to AIN
Some applications may require ac-coupling of the input signal to the AIN pin. Such applications can use an
ac-coupling network such as shown in Figure 29.
AIN
AVDD
R(Bias1)
R(Bias2)
Cin
Figure 29. AC-Coupling the Input Signal to the AIN Pin
Note that if the bias voltage is derived from the supplies, as shown in Figure 29, then additional filtering should
be used to ensure that noise from the supplies does not reach AIN.
Working with the input current pulse equations given in the previous section is awkward when designing
ac-coupling input networks. For such design, it is much simpler to model the AIN input as an equivalent
resistance, RAIN, from the AIN pin to a voltage source VM where
VM = (REFTS + REFBS)/2 and RAIN = 1 / (CS x fclk)
where fclk is the CLK frequency.
The high-pass 3 dB cutoff frequency for the circuit shown in Figure 29 is:
f
(
*3dB) +
1
2
p
R
IN
tot
where RINtot is the parallel combination of Rbias1, Rbias2, and RAIN. This approximation is good provided that
the clock frequency, fclk, is much higher than f(3 dB).
Note also that the effect of the equivalent RAIN and VM at the AIN pin must be allowed for when designing the
bias network dc level.
details
The above value for RAIN is derived by noting that the average AIN voltage must equal the bias voltage supplied
by the ac coupling network. The average value of VLAST in equation 8 is thus a constant voltage
VLAST = V(AIN bias) – VM
For an input voltage Vin at the AIN pin,
Qin = (Vin – VLAST) x Cs
Provided that f (3 dB) is much lower than fclk, a constant current flowing over the clock period can approximate
the input charging pulse
Iin
= Qin / tclk
= Qin x fclk
= (Vin – VLAST) x CS x fclk
(10)
相關(guān)PDF資料
PDF描述
THS1030CDWR 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
THS1030CPWRG4 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
THS1030IPWR 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
THS1030CDWG4 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
THS1030IDW 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
THS1030IDWR 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 10-Bit 30 MSPS 1-Ch Pin Comp RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
THS1030IDWRG4 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 10-Bit 30 MSPS 1-Ch Pin Comp RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
THS1030IPW 功能描述:模數(shù)轉(zhuǎn)換器 - ADC _ RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
THS1030IPWG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 30 MSPS 1-Ch Pin Comp RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
THS1030IPWR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 30 MSPS 1-Ch Pin Comp RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32