- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384974 > THS1009CDARG4 (Texas Instruments, Inc.) 10-BIT, 2 ANALOG INPUT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號： | THS1009CDARG4 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 10-BIT, 2 ANALOG INPUT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER |
| 中文描述： | 10位，2個模擬輸入，8 MSPS的同步采樣模擬數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 21/31頁 |
| 文件大?。?/td> | 235K |
| 代理商： | THS1009CDARG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
SLAS287A
–
AUGUST 2000
–
REVISED DECEMBER 2002
www.ti.com
21
TIMING AND SIGNAL DESCRIPTION OF THE THS1009
The reading from the THS1009 and writing to the THS1009 is performed by using the chip select inputs (CS0, CS1),
the write input WR and the read input RD. The write input is configurable to a combined read/write input (R/W). This
is desired in cases where the connected processor consists of a combined read/write output signal (R/W). The two
chip select inputs can be used to interface easily to a processor.
Reading from the THS1009 takes place by an internal RD
int
signal, which is generated from the logical combination
of the external signals CS0, CS1 and RD (see Figure 28). This signal is then used to strobe out the words and to
enable the output buffers. The last external signal (either CS0, CS1 or RD) to become valid makes RD
int
active while
the write input (WR) is inactive. The first of those external signals switching to its inactive state deactivates RD
int
again.
Writing to the THS1009 takes place by an internal WR
int
signal, which is generated from the logical combination of
the external signals CS0, CS1 and WR. This signal strobes the control words into the control registers 0 and 1. The
last external signal (either CS0, CS1 or WR) to become valid switches WR
int
active while the read input (RD) is
inactive. The first of those external signals going to its inactive state deactivates WR
int
again.
RDint
WRint
Control/Data
Registers
CS0
CS1
RD
WR
Data Bits
Figure 28. Logical Combination of CS0, CS1, RD, and WR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THS1009IDAR | 10-BIT, 2 ANALOG INPUT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER |
| THS1009IDARG4 | 10-BIT, 2 ANALOG INPUT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER |
| THS4140CDGK | HIGH SPEED FULLY DIFFERENTIAL I/O AMPLIFIERS |
| THS4271DGKRG4 | LOW NOISE, HIGH SLEW RATE, UNITY GAIN STABLE VOLTAGE FREEBACK AMPLIFIER |
| THS4275DGKRG4 | LOW NOISE, HIGH SLEW RATE, UNITY GAIN STABLE VOLTAGE FREEBACK AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THS1009EVM | 功能描述:EVALUATION MODULE FOR THS1009 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| THS1009IDA | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 BIT QUAD ADC w/o RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1009IDAG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 8 MSPS Dual Ch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1009IDAR | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT, 2 ANALOG INPUT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER |
| THS1009IDARG4 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT, 2 ANALOG INPUT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。