參數(shù)資料
型號(hào)： THM72V2010AG
廠商： Toshiba Corporation
英文描述： 2,097,152 WORDS X 72 BIT DYNAMIC RAM MODULE
中文描述： 2097152字× 72位動(dòng)態(tài)RAM模塊
文件頁(yè)數(shù)： 9/30頁(yè)
文件大?。?/td> 1861K
代理商： THM72V2010AG
DM16050295
Standard DRAM
THM72V2010AG/ATG-60/70
TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC
.
9
PRELIMINARY
Notes:
1.
2.
3.
4.
5.
6.
Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.
All voltages are referenced to V
SS
.
I
CC1
, I
CC3
, I
CC4
, I
CC6
depend on cycle rate.
I
CC1
, I
CC4
depend on output loading. Specified values are obtained with the output open.
Address can be changed one or less while RAS=V
IL
. In case of I
CC4
, it can be changed once or less during a fast page mode cycle (t
PC
).
An initial pause of 500
μ
s is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. When the internal
refresh counter is used, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
AC measurements assume t
T
=5ns.
V
IH
(min.) and V
IL
(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V
IH
and V
IL
.
This parameter is measured with a load equivalent to 100pF and at V
OH
=2.0V (I
OUT
= -2mA), V
OL
=2.0V (I
OUT
=2mA).
10. t
OFF
(max.) and t
OEZ
(max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
11. Either t
RCH
or t
RRH
must be satisfied for a read cycle.
12. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in Read-Modify-Write cycles.
13. t
WCS
, t
RWD
, t
CWD
, t
AWD
and t
CPWD
are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t
WCS
≥
t
WCS
(min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If t
RWD
≥
t
RWD
(min.),
t
CWD
≥
t
CWD
(min.), t
AWD
≥
t
AWD
(min.) and t
CPWD
≥
t
CPWD
(min.) (Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data
read from the selected cell: If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the t
RCD
(max.) limit insures that t
RAC
can be met. t
RCD
(max.) is specified as a reference point only: If t
RCD
is greater than the specified
t
RCD
(max.) limit, then access time is controlled by t
CAC
.
15. Operation within the t
RAD
(max.) limit insures that t
RAC
(max.) can be met. t
RAD
(max.) is specified as a reference point only: If t
RAD
is greater than the
specified t
RAD
(max.) limit, then access time is controlled by t
AA
.27
7.
8.
9.
相關(guān)PDF資料
PDF描述
THM72V2010AG-60 2,097,152 WORDS X 72 BIT DYNAMIC RAM MODULE
THM72V2010AG-70 2,097,152 WORDS X 72 BIT DYNAMIC RAM MODULE
THM72V2010ATG-60 2,097,152 WORDS X 72 BIT DYNAMIC RAM MODULE
THM72V2010ATG-70 2,097,152 WORDS X 72 BIT DYNAMIC RAM MODULE
THMR1E8-8 67，108，864-Word（128MBytes) by 18-Bit(64M-Word × 18Bit)Direct Rambus DRAM Module(I/O Frequency:800MHz）(128M字節(jié)(64M字× 18位)直接Rambus 動(dòng)態(tài)RAM模塊(I/O 頻率:800MHz）)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
THM72V2010AG-60 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:2,097,152 WORDS X 72 BIT DYNAMIC RAM MODULE
THM72V2010AG-70 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:2,097,152 WORDS X 72 BIT DYNAMIC RAM MODULE
THM72V2010ATG-60 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:2,097,152 WORDS X 72 BIT DYNAMIC RAM MODULE
THM72V2010ATG-70 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:2,097,152 WORDS X 72 BIT DYNAMIC RAM MODULE
THM84000L-10 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:4,194,304 WORDSx8 BIT DYNAMIC RAM MODULE
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*