參數(shù)資料
型號: TE28F008C3B90
廠商: Intel Corp.
英文描述: SMAJ6.5A, TRANSIENT VOLTAGE SUP
中文描述: 3伏高級啟動塊8 - ,16 - ,32 - Mbit閃存家庭
文件頁數(shù): 18/59頁
文件大?。?/td> 384K
代理商: TE28F008C3B90
3 VOLT ADVANCED+ BOOT BLOCK
E
18
PRODUCT PREVIEW
Table 7. Status Register Bit Definition
WSMS
ESS
ES
PS
VPPS
PSS
BLS
R
7
6
5
4
3
2
1
0
NOTES:
SR.7 WRITE STATE MACHINE STATUS
1 = Ready
(WSMS)
0 = Busy
Check Write State Machine bit first to determine Word
Program or Block Erase completion, before checking
Program or Erase Status bits.
SR.6 = ERASE-SUSPEND STATUS (ESS)
1 = Erase Suspended
0 = Erase In Progress/Completed
When Erase Suspend is issued, WSM halts execution
and sets both WSMS and ESS bits to
“1.” ESS bit
remains set to
“1” until an Erase Resume command is
issued.
SR.5 = ERASE STATUS (ES)
1 = Error In Block Erase
0 = Successful Block Erase
When this bit is set to
“1,” WSM has applied the max.
number of erase pulses to the block and is still unable to
verify successful block erasure.
SR.4 = PROGRAM STATUS (PS)
1 = Error in Programming
0 = Successful Programming
When this bit is set to “1,” WSM has attempted but failed
to program a word/byte.
SR.3 = V
PP
STATUS (VPPS)
1 = V
PP
Low Detect, Operation Abort
0 = V
PP
OK
The V
PP
status bit does not provide continuous indication
of V
PP
level. The WSM interrogates V
PP
level only after
the Program or Erase command sequences have been
entered, and informs the system if V
PP
has not been
switched on. The V
PP
is also checked before the
operation is verified by the WSM. The V
PP
status bit is
not guaranteed to report accurate feedback between
V
PPLK
and V
PP1
Min.
SR.2 = PROGRAM SUSPEND STATUS
(PSS)
1 = Program Suspended
0 = Program in Progress/Completed
When Program Suspend is issued, WSM halts execution
and sets both WSMS and PSS bits to “1.” PSS bit
remains set to “1” until a Program Resume command is
issued.
SR.1 = BLOCK LOCK STATUS
1 = Prog/Erase attempted on a locked
block; Operation aborted.
0 = No operation to locked blocks
If a program or erase operation is attempted to one of the
locked blocks, this bit is set by the WSM. The operation
specified is aborted and the device is returned to read
status mode.
SR.0 = RESERVED FOR FUTURE
ENHANCEMENTS (R)
This bit is reserved for future use and should be masked
out when polling the status register.
相關(guān)PDF資料
PDF描述
TE28F320C3B90 3 VOLT ADVANCED+ BOOT BLOCK 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
TE28F160C3B90 TVS UNI-DIR 7.0V 400W SMA
TE28F800C3B90 TVS BIDIRECT 400W 7.0V SMA
TE28F016C3B110 3 VOLT ADVANCED+ BOOT BLOCK 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
TE28F008C3B110 3 VOLT ADVANCED+ BOOT BLOCK 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TE28F008C3T110 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3 VOLT ADVANCED+ BOOT BLOCK 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
TE28F008C3T90 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3 VOLT ADVANCED+ BOOT BLOCK 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
TE28F008S3150 制造商:Rochester Electronics LLC 功能描述:- Bulk
TE28F008S3-150 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:BYTE-WIDE SMART 3 FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT
TE28F008S5-100 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:BYTE-WIDE SMART 5 FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT