參數(shù)資料
型號: TDS7000B
廠商: Electronic Theatre Controls, Inc.
元件分類: 數(shù)字示波器
英文描述: Digital Phosphor Oscilloscopes
中文描述: 數(shù)字熒光示波器
文件頁數(shù): 6/12頁
文件大?。?/td> 191K
代理商: TDS7000B
Oscilloscopes
www.tektronix.com/tds7000B
6
Digital Phosphor Oscilloscopes
TDS7000B Series
Trigger Modes
Edge –
Positive and/or negative slope on any
channel or front panel auxiliary input. Coupling
includes DC,AC, noise reject, HF reject and
LF reject.
Glitch –
Trigger on or reject glitches of positive,
negative or either polarity. Minimum glitch width is
1.0 ns with 200 ps resolution (TDS7104/TDS7054).
Minimum glitch width is 170 ps (TDS7704B) or
225 ps (all other B models) with rearm time of
250 ps (B models).
Width –
Trigger on width of positive or negative
pulse (down to 170 ps on B models) either within
or out of selectable time limits – 1 ns (TDS7104/
TDS7054) or 340 ps (B models) to 1 s.
Runt –
Trigger on a pulse that crosses one threshold
but fails to cross a second threshold before crossing
the first again.Optional time qualification.
Timeout –
Trigger on an event which remains high,
low or either, for a specified time period, selectable
from 1 ns (TDS7104/TDS7054) or 340 ps (B models)
to 1 s with 200 ps (TDS7104/TDS7054) or 100 ps
(B models).
Transition –
Trigger on pulse edge rates that are
faster or slower than specified. Slope may be
positive, negative or either.
Setup/Hold –
Trigger on violations of both setup
time and hold time between clock and data present
on any two input channels.
Pattern –
Trigger when pattern goes false or stays
true for specified period of time. Pattern (AND, OR,
NAND, NOR) specified for four input channels
defined as HIGH, LOW or Don’t Care.
State –
Any logical pattern of channels (1, 2, 3)
clocked by edge on channel 4.Trigger on rising or
falling clock edge.
Window –
Trigger on an event that enters or exits
a window defined by two user-adjustable thresholds.
Event can be time or logic qualified (B models only).
Logic Qualified Trigger applicable to Glitch,Width,
Runt,Timeout,Transition,Setup/Hold,Window
triggers – Trigger on the specified event only if the
logic state defined with the remaining unused chan-
nels occurs (B models only).
Trigger Delay by Time –
16 ns (5 ns for B models)
to 250 seconds.
Trigger Delay by Events –
1 to 10,000,000 Events.
Clock Recovery System (Option SM, ST)
TDS7154B/TDS7254B/TDS7404B/TDS7704B
Fbaud/1600 typical
±2% of requested baud
0.25% period +5 ps
RMS
for PRBS data pattern or 4 ps
RMS
for repeating “011” data patterns
1 division peak-to-peak displayed signal
1.5 Mbaud to 3.125 Gbaud
Clock Recovery Phase Locked Loop Bandwidth
Tracking/Acquisition Range
Clock Recovery Jitter (typical)
Input Sensitivity for Clock Recovery
Input Data Rates
相關(guān)PDF資料
PDF描述
TDS7054 Digital Phosphor Oscilloscopes
TDS7104 Digital Phosphor Oscilloscopes
TDSG1150 Standard 7- Segment Display 7 mm
TDSG1160 Standard 7- Segment Display 7 mm
TDSO1150 Standard 7- Segment Display 7 mm
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDS7054 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Phosphor Oscilloscopes
TDS7104 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Phosphor Oscilloscopes
TDS-715 制造商:ICP DAS USA, IN 功能描述:Tiny Serial to Ethernet Device Servers With POE
TDS7154B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Phosphor Oscilloscopes
TDS-718 制造商:ICP DAS USA, IN 功能描述:Tiny Device Server with Poe and 1 Rs-232-422-485 Port