- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383990 > TDA9853 (NXP Semiconductors N.V.) I2C-bus controlled economic BTSC stereo decoder and audio processor PDF資料下載
參數(shù)資料
| 型號： | TDA9853 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | I2C-bus controlled economic BTSC stereo decoder and audio processor |
| 中文描述： | 的I2C控制的經(jīng)濟BTSC立體聲解碼器和音頻處理器總線 |
| 文件頁數(shù)： | 12/28頁 |
| 文件大?。?/td> | 147K |
| 代理商： | TDA9853 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
2000 Dec 11
12
Philips Semiconductors
Product specification
I
2
C-bus controlled economic BTSC stereo
decoder and audio processor
TDA9853H
Notes
1.
The oscillator is designed to operate together with Murata resonator CSB503F58 or CSB503JF958 as SMD. Change
of the resonator supplier is possible, but the resonator specification must be close to the specified ones.
1.5 dB step error between
15 and
16 dB.
The AVL input voltage is internal. It corresponds to the output voltage OUTL and OUTR at AVL off.
The listed pin voltage corresponds with typical gain steps of +6 dB, +3 dB, 0 dB,
6 dB and
15 dB.
Attack time constant = C
CAV
×
R
att
with C
CAV
= C8 (see Fig.1).
2.
3.
4.
5.
6.
a) Example: C
CAV
= 4.7
μ
F; I
dec
= 2
μ
A; G
1
=
9 dB; G
2
= +6 dB
→
decay time results in 4.14 s.
When reset is active the GMU bit (mute) is set and the I
2
C-bus receiver is in the reset position.
The AC characteristics are in accordance with the I
2
C-bus specification for standard mode (clock frequency
maximum 100 kHz). A higher frequency, up to 280 kHz, can be used if all clock and data times are interpolated
between standard mode (100 kHz) and fast mode (400 kHz) in accordance with the I
2
C-bus specification.
Information about the I
2
C-bus can be found in brochure “I
2
C-bus and how to use it”(order number 9398 393 40011).
Maximum 9 V if V
CC
> 9 V.
7.
8.
9.
Monitor output; pins VAL and VAR
V
O
R
L
C
L
Muting at power supply voltage drop for OUTR and OUTL
V
CC
supply voltage drop for mute
active
DC output voltage
output load resistance
output load capacitance
5
0.5V
CC
2.5
V
k
nF
with 100
in series
V
CAP
0.7
V
Power-on reset;
note 7
V
POR(start)
start of reset voltage
increasing supply voltage
decreasing supply voltage
increasing supply voltage
tbf
tbf
2.5
V
V
V
V
POR(end)
end of reset voltage
Digital part (I
2
C-bus pins);
note 8
V
IH
V
IL
I
IH
I
IL
V
OL
HIGH-level input voltage
LOW-level input voltage
HIGH-level input current
LOW-level input current
LOW-level output voltage
3
0.3
10
10
V
CC(9)
+1.5
+10
+10
0.4
V
V
μ
A
μ
A
V
I
IL
= 3 mA
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Decay time
C
CAV
--------------------------------------------------------------------------------
0.76 V
×
10
G
1
–
--20
10
G
2
–
--20
–
I
dec
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA9853H | I2C-bus controlled economic BTSC stereo decoder and audio processor |
| TDA9855 | I2C-bus controlled BTSC stereo/SAP decoder and audio processor |
| TDA9855WP | I2C-bus controlled BTSC stereo/SAP decoder and audio processor |
| TDA9859 | Universal hi-fi audio processor for TV |
| TDA9860 | Universal HiFi audio processor for TV |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA9853H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:I2C-bus controlled economic BTSC stereo decoder and audio processor |
| TDA9853HV1 | 制造商:PHILIPS 功能描述:New |
| TDA9855 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:I2C-bus controlled BTSC stereo/SAP decoder and audio processor |
| TDA9855/V2,112 | 功能描述:音頻放大器 BTSC STEREO DECODER RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TDA9855N | 功能描述:音頻放大器 BTSC STEREO DECODER DBXTV/AUD RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。