- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383990 > TDA9332H (NXP SEMICONDUCTORS) I2C-bus controlled TV display processors PDF資料下載
參數(shù)資料
| 型號： | TDA9332H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | I2C-bus controlled TV display processors |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP44 |
| 封裝： | 10 X 10 MM, 1.75 MM HEIGHT, PLASTIC, SOT-307-2, QFP-44 |
| 文件頁數(shù)： | 10/56頁 |
| 文件大小： | 228K |
| 代理商： | TDA9332H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
2000 May 08
10
Philips Semiconductors
Preliminary specification
I
2
C-bus controlled TV display processors
TDA933xH series
The IC has an EHT compensation input which controls
both the vertical and the E-W output signals. The relative
control effect on both outputs can be adjusted via the
I
2
C-bus (sensitivity of vertical correction is fixed; E-W
correction variable).
Toavoiddamagetothepicturetubeintheeventofmissing
or malfunctioning vertical deflection, a vertical guard
function is available at the sandcastle pin (pin SCO). The
vertical guard pulse from the vertical output stage
(TDA835x) should be connected to the sandcastle pin,
which acts as a current sense input. If the guard pulse is
missing or lasts too long, bit NDF is set in the status
register and the RGB outputs are blanked. If the guard
function is disabled via bit EVG, only NDF status bit NHF
is set.
TheICalsohasinputsforflashandovervoltageprotection.
More details about these functions are given in Chapter
“Characteristics”; note 43.
I
2
C-BUS SPECIFICATION
The slave address of the IC is given in Table 1. The circuit
operates up to clock frequencies of 400 kHz. Valid
subaddresses: 00 to 1F, subaddress FE is reserved for
test purposes. The auto-increment mode is available for
subaddresses.
Table 1
Slave address (8C)
A6
A5
A4
A3
A2
A1
A0
R/W
1
0
0
0
1
1
0
1/0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA9850 | I2C-bus controlled BTSC stereo/SAP decoder |
| TDA9850T | I2C-bus controlled BTSC stereo/SAP decoder |
| TDA9851 | I2C-bus controlled economic BTSC stereo decoder |
| TDA9851T | I2C-bus controlled economic BTSC stereo decoder |
| TDA9852 | I2C-bus controlled BTSC stereo/SAP decoder and audio processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA9380 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TDA938O超級芯片將微處理器(CPU)與TV信號處理器集成在一起 |
| TDA9383 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| TDA9400 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
| TDA9403 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
| TDA9500 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。