- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368631 > TDA8785H (NXP SEMICONDUCTORS) 8-bit high-speed analog-to-digital converter with gain and offset controls PDF資料下載
參數(shù)資料
| 型號： | TDA8785H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | ADC |
| 英文描述： | 8-bit high-speed analog-to-digital converter with gain and offset controls |
| 中文描述： | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP44 |
| 封裝： | 10 X 10 MM, 1.75 MM HEIGHT, PLASTIC, SOT-307-2, QFP-44 |
| 文件頁數(shù)： | 11/24頁 |
| 文件大?。?/td> | 169K |
| 代理商： | TDA8785H |
1997 Dec 18
11
Philips Semiconductors
Product specification
8-bit high-speed analog-to-digital converter
with gain and offset controls
TDA8785
Notes
1.
2.
V
os
is proportional to the amplifier gain. For instance, V
os
at 20 dB is the one indicated at 0 dB multiplied by 10.
It is recommended that the rise and fall times of the clock are >1 ns. In addition a good layout for the digital and
analog grounds is recommended.
Analog processing from signal inputs or fast offset amplifier inputs to ADC digital output; f
clk
= 30 MHz; no external
filtering on pin 6 (B).
The data set-up time (t
SU; DAT
) is the minimum period preceding the rising edge of the clock, that the input data must
be stable in order to be correctly registered. A negative set-up time indicates that the data may be initiated after the
rising edge and still be recognized. The data set hold time (t
HD; DAT
) is the minimum period following the rising edge
of the clock, that the input data must be stable in order to be correctly registered. A negative hold time indicates that
the data may be released prior to the rising edge and still be recognized.
The residual settling accuracy is defined as follows. When a full-scale step is applied to the DAC, the initial settling
shows a fast settling behaviour. For the final part, the DAC analog output shows a slow settling behaviour.
The Residual Settling Accuracy (RSA) is defined as the full-scale error at the cross-over point at time t
X
.
3.
4.
5.
Timing
ADC
DIGITAL OUTPUTS
(C
L
= 15 pF)
t
ds
sampling delay time
t
h
output hold time
t
d
output delay time
DAC
OUTPUTS
(
PINS
V
DACO(p)
AND
V
DACO(n)
)
t
SU; DAT
data set-up time
t
HD; DAT
data hold time
t
S
DAC setting time (10 to 90%)
RSA
residual setting accuracy
7
1.5
16
ns
ns
ns
note 4
note 4
R
L
= 150
; C
L
= 15 pF
note 5; see Fig.8
0.3
8
0.1
2
2.5
ns
ns
ns
%
3-
STATE OUTPUT DELAY TIMES
(see Fig.5)
t
dZH
t
dZL
t
dHZ
t
dLZ
enable HIGH
enable LOW
disable HIGH
disable LOW
15
15
13
10
20
20
20
20
ns
ns
ns
ns
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX. UNIT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA8787A | 10-bit, 3.0 V, up to 25 Msps analog-to-digital interface for CCD cameras |
| TDA8787 | 10-bit, 3.0 V analog-to-digital interface for CCD cameras |
| TDA8790 | 8-bit, 40 Msps 2.7 to 5.5 V universal analog-to-digital converter |
| TDA8792 | 3.3 V, 25 MHz 8-bit analog-to-digital converter ADC |
| TDA8793HL | 8-bit, low-power, 3 V, 100 Msps Analog-to-Digital Converter ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA8786 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:10-bit analog-to-digital interface for CCD cameras |
| TDA8786A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:10-bit analog-to-digital interface for CCD cameras |
| TDA8786AG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:10-bit analog-to-digital interface for CCD cameras |
| TDA8786G | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:10-bit analog-to-digital interface for CCD cameras |
| TDA8787 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:10-bit, 3.0 V analog-to-digital interface for CCD cameras |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。